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ABSTRACT 
 
This thesis presents design and fabrication of improved performance 
FETs, nonvolatile memories, and solar cells.  The key feature is the use of wide 
band gap II-VI quantum well layers and/or quantum dots which are grown using 
UltraViolet (UV) low temperature Metal-Organic Chemical Vapor Deposition 
(MOCVD) heteroepitaxy. These layers serve as an insulating substitute for gate 
insulators such as SiO2 or HfO2. The motivation behind using II-VI lattice-
matched gate dielectrics is two-fold: (1) to reduce interface states and their 
adverse impact on threshold voltage, in particular its variation from device-to-
device in sub-22nm structures, and (2) to utilize the higher dielectric constant of 
ZnMgS with respect to SiO2. 
The material structure for this tunneling layer is ZnS/Zn0.95Mg0.05S/ZnS. A 
5 nm layer of ZnSe is grown on both sides of this stack to aide with 
heteroepitaxial adhesion. Auger SIMS surface scan and depth profile data is 
presented. This ZnSe layer is less than the critical layer thickness therefore is 
negligible to additional dislocations due to lattice mismatch strain. These II-VI 
layers are grown at 333o C with a vertical chamber pressure of 250 torrs at 14.25 
slm of hydrogen carrier gas. The metal-organic sources used are dimethylzinc 
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(DMZn), dimethylselenide (DMSe), diethylsulfide (DES), and bismethyl-
cyclopentadienylmagnesium ((MeCp)2Mg).  
Three state FETs have a quantum dot gate comprised of two monolayers 
of germanium oxide cladded germanium quantum dots (GeOx-Ge). These dots 
trap charge creating an intermediate state “i” within the FET characteristics. The 
II-VI tunneling layer provides a smoother transition between ON, i, and OFF 
states by reducing interface states between the channel and the gate.  
Nonvolatile memory FETs transfer charge from the channel to a floating 
gate. As the gate width approaches sub 22nm, the threshold voltage variation is 
significantly controlled by interface states between the floating gate and the 
channel. A heteroepitaxial tunneling layers greatly reduces this threshold voltage 
variation by reducing the trapped charge states. Substrate material platforms 
such as InGaAs/InP and Si are been explored.  In addition, 3-state quantum dot 
gate FETs (having QDs assembled on II-VI layers) and nonvolatile memories on 
SOI have been designed, fabricated, and tested.  
II-VI layers, used as the wide energy gap window region, provide efficient 
solar cell structures. Fabrication of  nZnSe-pGe cells is presented. These devices 
are constructed using a mesa etch and Indium metal top contacts. 
Photoluminescence characterization (30 K 4x10-5 Torrs) on ZnS(Cl-) films 
resulted with a bandgap of 2.87 eV. (Run 1857) 
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 Chapter 1 
Introduction 
 
 
In the last few decades the ability to reduce semiconductor device 
dimensions from the classical to the quantum regime has profoundly advanced 
semiconductor devices and continued to advance Moore’s Law.[1-3] In order to 
be considered in the quantum regime the electrons in the semiconductor need to 
be confined in at least one direction. [4] The different electron confinement 
configurations are quantum well for one direction, quantum wire for two directions 
and quantum dot for three directions. This dissertation will focus on the benefits 
of utilizing quantum dots and heteroepitaxital intrinsic quantum wells in InGaAs 
and Si nonvolatile memory FETs as well as Si FET on SOI for radiation hardened 
applications.  In addition similar II-VI is proposed for investigation to create high 
dielectric windows and II-VI/III-V tandem cells. 
 
Traditionally in nonvolatile memory, tunneling layers are made of silicon 
dioxide. This creates a situation of significant threshold voltage variation from 
device to device. [5] As the FET gate width continues to scale down this variation 
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becomes a significant hurdle. By utilizing a heteroepitaxial channel to tunneling 
layer structure trapped interface charges are greatly reduced. Since SiO2 has a 
large bandgap of 8.8 eV the replacement is required to be a high energy barrier. 
replacement.  III-V materials have a significantly lower bandgap, when bias 
voltage is applied the charge will “spill over” and the gate will leak, giving resistor 
like characteristic and inferior FET functionality. Also, no common III-V 
semiconductor share a lattice constant with silicon. This will create a large 
dislocation density at the interface and promote charge leakage. II-VI 
semiconductors (ZnSSe, ZnMgS), with ZnMgS having the higher bandgap can 
be epitaxial grown to share a lattice constant with silicon while contributing a 
large energy barrier difference of 2.48 eV (ZnMgS 3.6 eV – Si 1.12 eV). 
 
Due to the higher demand of faster mobility, research drives the need for 
faster and smaller memory devices. Data security and interference protection are 
also of great space, military, and security need.  Non-volatile memory field effect 
transistors (NVMFET) are fabricated on Silicon on Insulator (SOI) to provide 
these threshold voltage stability benefits while minimizing soft error for radiation 
hardened applications.[6] 
 
 International dependence of fossil fuels and the economic and 
environmental burdens have created a large demand in efficient alternative 
energy sources. This dissertation explores tandem solar cells to improve the 
maximum efficiency of current research. 
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Chapter 2 
Background 
 
2.1 Background  
 
              The chemical properties of silicon are starting to show their limitation as 
research continues to push into quantum size devices and heterostructures that 
require advanced direct band gap semiconductors. [7] The attractive properties 
of these semiconductors are explored for several uses, focusing on 
heteroepitaxy. This chapter focuses on giving background on the reasons why 
we need these structures in place and how they operate in the proposed devices. 
Substrate platforms such as silicon, silicon-on-insulator (SOI), Germanium, and 
InGaAs/InP are explored. Solar cell II-VI semiconductor windows and tandem 
cells, are also explored. 
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2.2 Wide gap semiconductor devices 
 
 II-VI semiconductors have unique attractive properties that have been 
researched since the 1960s.[8] Their direct band gap emission throughout the 
visible regime at room temperature has made them appealing for blue-green 
lasers, electroluminescent (EL) devices, [9] LED’s, optical modulators, quantum 
lasers, [10] and nonlinear optical materials.[11] Their direct high energy band gap 
at available lattice constants is also useful for single crystalline heteroepitaxial 
energy barriers.[12, 13] Throughout the years, ZnSe has retained at the best 
viable solution for blue green lasers and HgCdTe/CdTe infrared semiconductor 
devices. [14-16] ZnSe can be grown as ZnMgSe or ZnSSe to lattice match to 
silicon. Recently, II-VI semiconductors have been used for sub-22nm 
research,[17] and as a replacement for tunneling layers in 3-state [18] and 
NVMFETs on SOI and InGaAs/InP substrates. [19] 
   
 
2.3 Dislocations 
 
 Dislocations in crystalline semiconductors form during crystal growth 
and at any heteroepitaxial interface. In semiconductor devices, these defects 
have adverse effects such as diminished device speed, lifespan and overall 
performance. [20] Many different defect engineering developments reduce the 
dislocation density of the epilayers.[20] Different II-VI quaternary semiconductor 
materials such as ZnMgSSe are considered to tune a lattice match while 
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retaining a desired wide bandgap for the device barrier.[21-26] Also, buffer layer 
engineering has proven to reduce dislocations in epitaxial layers. [27] Various 
studies have reported success with a variety of buffer layer structures including 
graded, S-layer, exponential, and reverse grading. [25, 26, 28-31] Zinc based 
semiconductors are grown at low temperatures to reduce dislocations. [20] 
 
 Bandgaps are susceptible to variation due to strains at the interface. 
This epitaxial mismatch is determined by the equation 1 where aepilayer is the 
epitaxial layer lattice constant, asubstrate is the substrate lattice constant and ε is 
the strain. Compressive strains have a negative ε strain value and tensile strains 
a positive ε strain value. 
 
 
  	
		                    equation 1 
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2.4 II-VI Semiconductors 
  
 
Figure 1. 
Lattice Constant 
and Bandgap 
parameters of 
Semiconductors 
  
 
 II-VI semiconductors are possible to lattice match to a variety of 
commercially popular substrates used for device platforms. In Figure 1, ZnMgS 
and ZnSSe are lattice matched to Silicon with ZnMgS having the larger bandgap. 
Beryllium incorporation can achieve a higher energy barrier but introduces health 
risks.[32]  ZnSeTe is lattice matched to InP, the addition of magnesium, 
ZnMgSeTe, will also further increase the bandgap. ZnSe is nearly lattice 
matched to Ge. This gives a large advantage over nitride based semiconductors 
as they have large epitaxial strain and are difficult to fabricate due to high 
fabrication temperatures.[33] Nitride II-VI semiconductor are grown on 6-H SiC at 
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a great mismatch. The processing procedure is ineffective for FET fabrication. 
[34]  Vegard’s Law below in equation 2, is used to calculate the compositional 
ratio of ternary and quaternary alloys.In equation 2, a is the lattice constant and x 
is the chemical composition ratio.[20] 
 
    1  !"                       equation 2 
 
 Energy band gap is temperature dependent. As you decrease 
temperature parasitic emissions are reduced but the semiconductor emission 
wavelength shortens. This adjustment is approximated below by Vashni [35] 
where Eg is the bandgap energy, E0 is the value at 0 K, T is the temperature in 
Kelvin, and α and β are material dependent coefficients. 
 
#"$  #%0  '(
)
(*+           equation 3 
Table 1. Lattice Constants and Bandgaps of Grown semiconductors[36] 
  
Semiconductor Si Ge InP ZnSe ZnTe ZnS 
Zinc Blende 
Lattice 
Constant (Å) 
 
5.43108 
 
5.6576 
 
5.8690 
 
5.6687 
 
6.1041 
 
5.4105 
Bandgap (eV) 
at 300K 
 
1.11 
 
0.66 
 
1.27 
 
 2.7 
 
2.25 
 
3.6 
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2.4.1 Zinc Sulfide (ZnS)  and Zinc Magnesium Sulfide (ZnMgS) 
 
 Zinc Sulfide is nearly lattice matched to Silicon and is widely 
studied in this dissertation. Zinc Sulfide can take the form of either zinc blende 
crystal or wurtzite. Since the proposed substrate, silicon, is diamond structure, 
ZnS epitaxially takes the form of zinc blende. ZnS has a mismatch to silicon of -
0.38%. By adding 5% magnesium to the zinc sulfide crystal we increase the band 
gap and increase the epitaxial lattice constant to match the silicon substrate. [37] 
The incorporation of magnesium however is difficult experimentally due to very 
low metal-organic precursor vapor pressures. Magnesium incorporation also 
increases the dislocation density which can create a path for charge leakage.  
Epitaxial growth of ZnMgS on <100> Silicon has been observed by [38] showing 
a change in peak position of ZnMgS using low-angle diffraction from 27.35 to 
26.5 degrees over the range of 0-60% magnesium incorporation.  
 
2.4.2 Zinc Selenium Telluride (ZnSeTe) – Zinc Magnesium Selenium Telluride 
(ZnMgSeTe) 
 
 In InGaAs/InP substrate semiconductor devices the optional high κ 
material that can be heteroepitaxial grown is ZnSeTe. The ratio of selenium and 
tellurium can be tuned through vapor pressure and mass flow control to lattice 
match the InGaAs-InP substrate.  Magnesium can be added to this tertiary 
material compound to further increase barrier height. [39] This however, 
introduces dislocations and a path of charge leakage. To mitigate this, the 
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ZnSeTe is supported with ZnSeTe layers on both sides. This 
ZnSeTe/ZnMgSeTe/ZnSeTe  sandwich stack serves as a maximum κ barrier and 
secures the  prevention of gate leakage. Experimentally, there is a memory effect 
with the tellurium and there must be a bake out after the tellurium is used in order 
to prevent variable tellurium deposition on the next growth run.[40-42] 
 
2.5 Characterization Techniques 
 
Semiconductor characteristics are characterized with either destructive or 
nondestructive processes. Destructive measurements include AUGER surface 
scan, SIMS depth profiler, Transmission Electron Miscroscopy (TEM) , and  
Atomic Force Micrsocopy (AFM). Nondestructive measurements include low 
angle X-Ray Diffraction (XRD) and  Photoluminesnce Spectroscopy (PL). These 
characterization methods provide the semiconductor lattice constant, 
composition, atomic structure, crystal orientation, and relative dislocation density. 
 
 
2.5.1 Auger SIMS Surface Scan Microscopy and  Depth Profile 
  
 Auger SIMS Surface Scan and depth profile are destructive 
characterization techniques that provide an atomic composition report on the 
surface elements and a depth profile respectively. Surface scan microscopy 
bombards a specified raster size with a  high voltage  (3-10kV)  electron beam. 
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This backscattered is measured in a similar fashion as a transmission electron 
microscope (TEM) and using the atomic density, all atoms can be characterized 
except for hydrogen and helium. We used this system for determining the surface 
composition of heteroepitaxial layers.[43] 
 
 Auger Secondary Ion Mass Spectroscopy (SIMS) depth profile analysis 
determines the composition of a depth profile of a semiconductor stack. Auger 
SIMS provides a chemical composition depth profile by measuring the ejected 
secondary ions using a mass spectrometer. In this experiment, the ion gun that 
provides the source of bombaring ions is argon. A vacuum in the order of 
microtorrs is needed to reduce the ambinent noise in the SIMS chamber. The 
analysis provides a ratio of atomic materials in the final layer. This useful for 
providing a ratio composition of quantum well insulator stack structure as 
proposed in this dissertation. [44] 
 
2.5.2 X-Ray Diffraction 
X-ray diffraction characterization analysis for II-VI or III-V semiconductors 
heteroepitaxially grown on Si, GaAs, InGaAs, or Ge substrates have been 
reported. [45-49] X-ray diffraction measures the angle as incident x-rays reflect 
off a crystal or heteroepitaxial crystalline structure. These X-rays have a 
wavelength of approximately 0.5 – 2 Å.  When the atomic structure is aligned the 
x-rays will reflect to a designated source according to Bragg’s Law in equation 4 
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and figure 2. In equation 4, λ is the wavelength, d is the lattice constant, and θ is 
the incident angle. 
 
,  2. · sin3     equation 4 
 
 
Figure 2. Bragg condition during X-Ray diffraction 
 
 Epitaxial layers will reflect these x-rays at an angle relative to their lattice 
constants. When the epitaxial layer and substrate share a similar lattice constant, 
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the x-rays reflect constructively. [50] Most of the reflect x-rays will come from the 
substrate due to the much larger thickness of the substrate with respect to the 
epitaxial layer. The substrate peak will be many orders of magnitude lower than 
the substrate peak. The lattice mismatch of the epitaxial layer to the substrate 
should be minimal. A copper diffractometer is used to measure the lattice 
mismatch between a substrate and its epitaxial layer. This characterization 
technique is nondestructive.  
 
2.5.3 Photoluminescence 
 
Photoluminensce PL characterization is a nondestructive method of 
characterization that determines the band gap. II-VI structure photoluminesce 
has been studied extensively as epitaxial structures on common substrates. [51-
53] This characterization is found by irridiating the sample with a laser beam of 
higher energy than the energy band gap of the direct semiconductor.  This band 
gap measurement is either a low or a room temperature analysis.  The sample is 
placed in a ultra-high vacuum of approximately 1x10-6 torrs and is chilled to 
approximately 35 K. Room temperature analysis is also shown. The samples are 
chilled with a helium compressor and condensor. An incedent HeCd laser at 325 
nm excites electron-hole pairs from the valence band to the conduction band. 
When these electrons in the excited state relax they emit a photon equivalent to 
the energy band gap. This photon is captured with a photospectrometer and 
analyzed.  This experimental assembly is found in figure 3. 
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Figure 3. Experimental PL assembly 
 
2.6 II-VI Epitaxial growth 
 
 II-VI semiconductors device crystal structures grown through 
epitaxial methods have been reported. [54-58] Some popular methods of 
epitaxial growth are molecular beam epitaxy (MBE) and vapor phase epitaxy 
(VPE) . MBE is growth method is choice for magnesium materials. VPE matches 
silicon well with ZnMgSe. Vapor phase has been shown to give good morphology 
with ZnxMg1-xSe on Si substrates [19, 59] as long as zinc is the dominant 
element. We focus on vapor phase epitaxy using a metal-organic chemical vapor 
deposition reactor. (MOCVD). This process was first developed by Manasevit in 
the 1960s and been adapted for most II-VI and III-V chemistries. [60] Low 
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temperature MOCVD  allows the flexibility of bulk or quantum well growth by 
using the substrate as a seed crystal. Growth always copies the structure and 
orientation of the substrate. This flexibility allows regrowth of samples with 
various temperature sensitive layers such as Ge-GeOx quantum dots. [61, 62] 
These devices were grown using a vertical cavity EMCORE MOCVD reactor. 
This research MOCVD reactor uses metal-organic compounds in liquid with a 
hydrogen carrier gas. [63-65] The introduction of high energy UV irradiation 
during growth results in a better morphology is realized by reducing the required 
growth temperature. The group II and group VI elements are liquid phase metal-
organic precursors with etches and dopants in the gas phase.  At lower growth 
temperatures, lower energy states form. These unfavorable states are 
suppressed with UV irradiation. However, UV irradiation of ZnSe at low 
temperature breaks alkyl bonds on group IV substrates, therefore we first grow a 
500oC buffer layer before we grow a low temperature ZnSe buffer layer. [20] 
 
 
2.7 II-VI Devices 
 
 
 For any sub 22nm device SiO2 as a tunneling barrier layer is no 
longer a viable insulator for FETs. [66] Currently HfO2 and other silicon dioxide 
equivalent high κ are used however interface charge is the limiting factor for the 
threshold voltage variation. [67] Utilizing the unique properties of II-VI tunneling 
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layers as a hetero-epitaxial interface between the channel and tunneling layer, 
along with the large direct band gap of these materials many devices have been 
simulated and experimentally tested. The remainder of this chapter describes the 
functionality and simulation of 3-state and non-volatile memory FETs on bulk and 
SOI substrates and solar cells.  
 
2.7.1. 3-state FETs 
 
 
Figure 4. Schematic of 3-state FET with II-VI tunneling layers and GeOx-Ge 
quantum got gate FET[18, 68, 69] 
 
 
            Three state FETs have a quantum dot gate comprised of two monolayers 
of germanium oxide cladded germanium quantum dots (GeOx-Ge) as shown in 
the figure 4. [62, 70] Chandy et al, has reported the functionality of the multistate 
logic using these three state FETs. [71] These dots are separated by an insulator 
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between the gate and the channel and an ohmic contact to the gate metal. Once 
the gate is biased the charge is trapped by the germanium oxide cladding 
temporarily in the channel before the FET completely changes states. These dots 
trap charge in each layer creating an intermediate state “i” within the FET 
characteristics . Figure 5 shows the energy band diagram of a 3-state FET on 
bulk silicon. An SiO2 tunneling layer has higher chance of interface charge traps 
and a variable tunneling bias voltage. The II-VI tunneling layer provides a 
smoother transition between ON, i, and OFF states by reducing interface states 
between the channel and the gate. 
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Figure 5. Band gap Diagram showing energy bands of 3-state FET with II-VI 
tunnel layers on SOI substrate. 
18 
 
 
Figure 6. The Intermediate state in a 3-state FET on a Vg-Id plot 
 
This intermediate state, “i” is manifested due to transfer of electrons from the 
inversion layer to one of the two quantum dot layers through thin tunnel gate 
insulator as shown in figure 6. [72] This tunneling rate is calculated using the 
Hamiltonian shown in equation 6.[61] This information is coupled with the 
Schrodinger and Poisson equations. In equation 5, 5 is plank’s constant, 67 is 
the quantum dot wavefunction, 68 is the inversion layer wavefunction, 97   is the 
quantum dot Fermi distribution.  98 is the inversion layer distribution, #7, #8 are 
the energy levels of the quantum dot and inversion layers respectively. 
 
;8<7  =>5 ∑ |67A|BC|D68|E8,7 98  97#7  #8  equation 5 
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                  BC   5
)
EFG HE  I8J  I7K                   equation 6 
 
The presence of electrons in the quantum dot affects the charges in the 
gate region which result in change in the threshold as given by the equation 7 
and 8 below where  ∆I(L is the threshold voltage shift, MNO, MNOE are the 
charges of the respective quantum dot layers, P" is the distance of the quantum 
dot boundary to the gate, COX is the oxide capacitance, n1 and n2 are the number 
of dots in each layer, and  PNO, PNOE are the distance between the quantum dot 
core and the gate.  
 
ICQ_ST!  ICQ  ΔICQ    equation 7 
 
 
∆I(L   VTWX Y∑
Z[\]]S[\]
Z^  ∑
Z[\))S[\)
Z^ _   equation 8 
 
  
 The transfer of electrons to the quantum dot layer is a function of gate 
voltage VG. As VG is increased the tunneling rate becomes higher and VTH 
becomes higher, this in turn reduces the drain current as shown by the equations 
7 and 8. The drain source current is found in equation 9. In equation 9 IDS is the 
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drain current, W is the channel width, L is the channel length, COX is the oxide 
capacitance, µN is the permittivity, VGS is the gate source voltage, VTH is the 
threshold voltage VDS is the drain source voltage, and ∆VTH is the change in 
threshold voltage. 
 
`O  abc d efZgS hIi  I(LIO  
j\k)
E  ∆I(Ll     equation 9 
 
 
2.7.2 Non Volatile Memory Devices 
 
 Memory FETs are divided into two categories, volatile and non-
volatile. Non-volatile data retains data once the power is removed and volatile 
resets. We focus on non-volatile in this dissertation. In the 1980s EEPROM 
(electrically erasable and programmable read only memory) was developed. [73] 
Before then there was UV erasable and simply ROM.   
 
 NVMFET structures have a structure similar to a traditional FET as 
shown in figure 10. Starting from the substrate, the main components of 
nonvolatile memory are; the source/drain channel, tunneling insulator, floating 
gate, gate insulator and control gate. Charge is trapped in the floating gate when 
power is removed. [74] The adjusted threshold voltage and gate bias controls the 
logic state of 1 or 0 in the device. This logic state is shown by the hysteresis shift 
21 
 
in figure 7. The threshold VT and flat band VFB voltages of a MOSFET are 
expressed [72, 75] by equations 10 and 11. 
In equations 10 and 11, Φms is the work function difference between the 
gate and p-Si substrate, mn is the intrinsic and p-Si Fermi level difference,  ofZ is 
the equivalent oxide charge between the control gate and substrate, dQ is the 
depletion layer charge, Qfg is the floating gate layer charge, εox and Cox are the 
permittivity and capacitance of oxide layer, respectively, and d is the distance 
between control gate and floating gate. 
 
 
I(  mFp  2mn  NqrTqr  
Ns
Tqr  
Nt^uqr 7v
     equation 10 
 
 
 
Inw  mFp  NqrTqr       equation 11 
 
 
 
             
 Figure 7. The hysteresis shift of a n
   The source is positively biased to create a supply of electrons in 
the gate. This is a state in the device where all the charge is trapped behind the 
tunneling layer and there is no charge in the floating gate. 
in figure 9. As a gate bias voltage is increased Fowler
occurs through the insulator. 
bending occurs due to the bias at the inte
given in equation 12 where 
mass, Einj is the electric field at the injecting surface
electron, and  m is the mass of an electron.
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on-volatile memory FET 
 
This device is shown 
-Nordheim (FN) tunneling 
[76] This is shown in figure 8a and 8b
rfaces. The tunneling curren
m is the mass of a free electron, m* is the effective 
, q is the charge of an 
. 
    
. [74] Band 
t density is 
equation 12 
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            Figure 8a. Energy diagram of the charge tunneling from the substrate into 
the floating gate during a write operation as a bias gate voltage is applied.  
 
 
 
  Figure 8b.  Energy diagram of the charge returning to the substrate during 
an erase operation as a negative bias voltage is applied. 
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2.7.3 Quantum Dot Floating Gate Nonvolatile Memories 
 
            Traditionally a floating gate is poly-Si. As the device scales down and a II-
Vi tunnel insulator is incorporated a quantum dot floating gate becomes 
appealing.  Quantum dot floating gate’s purpose is two-fold. First, they provide 
protection against gate leakage. If there is a tunneling layer defect on a side of 
the barrier, all the charge will not leak out. Second, the added second row and 
individual dot cladding allows for multistate operation. This is controlled with the 
gate voltage bias.[77] 
 
 Quantum dot nonvolatile memories were first reported by Tiwari [78] 
where non-uniform uncladded nanocrystalline dots of Si were deposited. This 
structure is shown in figure 10. The energy band diagram is shown in figure 11. 
Recently, monodispersed cladded quantum dots (e.g. SiOx-Si[79] and GeOx-Ge, 
and ZnyCd1-ySe cladded ZnxCd1-xSe (y>x)][9, 80] have been used for fabricating 
nonvolatile memories.  
 
As quantum dots are used in the floating gate there is a threshold shift due 
to charge on quantum dots. The charge on the quantum dots in the floating gate 
represents a voltage shift as expressed in Eq. 13[81] In Eq.13, m is the number 
of electrons per dot, dot D is the dot diameter, dot n is the dot density and t1 is 
the distance between the control gate and the dot layer. Qox consists of silicon-
tunneling layer interface charges. In the case of lattice matched insulators these 
charges are minimal. 
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ICQ_NOSj!  I(L  xyz{|}ε~ε| at 
ε|
Eε Dd   equation 13 
 
 
 The floating gate dot charge determines the nanocrystal memory 
threshold voltage (Vth_NCM). This voltage can be expressed as the conventional 
Vth MOSFET threshold voltage plus a threshold voltage shift ∆Vth (expressed in 
Eq. 14) due to the effect of the QD charge (bound and/or on trap states): 
 
The shift depends on the duration of the write cycle or the current flow 
expressed in equation 15. In equation 14, j(t) is the current per unit area flowing 
during the charging time (tw) of the QD floating gate while performing the Write or 
Program operation. nQD is the density of QDs, m is the number of electrons per 
dot (bound as well as trapped at GeOx-Ge interface), Cfg is the capacitance 
between the control gate and quantum dots, and P is the tunneling rate of 
carriers from the channel to the quantum dots. 
 
∆ICQ   C7C

~
Tt^         equation 14 
 
 
  NO;       equation 15 
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Figure 9. Schematic of charge tunneling from the substrate into the 
quantum dots in the gate 
 
 
Figure 10. Schematic of the gate layers in a NVMFET from the substrate to the 
gate metal 
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Previous work done by Tiwari [78] has shown a quantum dot threshold 
shift.  These uncladded dots are variable between quantum nanosize and larger 
classical size. The larger dots did not have energy confined in three directions.  
This model is further researched to individually cladded quantum dots of uniform 
size. This further assists in stabilizing the threshold voltage and multistates. [81] 
 
 
 
Figure 11. Energy band diagram of a NVMFET. Not drawn to scale. 
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2.7.4 FET on SOI Substrates 
 
 
Partially and fully depleted FETs are fabricated on silicon-on-insulator 
(SOI) substrates. This structure is fabricated for both nonvolatile FETs and 3-
state FETs shown in figures 12 and 13 respectively. These substrates are useful 
in radiation hardening applications.[82-84] When ionizing energy hits a SOI 
NVMFET there is a reduction of possible number of generated electron hole pairs 
in thin p-Si layer which cause logic state change. The insulating layer separating 
epitaxial silicon from the substrate is box SiO2. 
 
 
 
 
 
 
 
 
Figure 12. Schematic of a NVMFET on an SOI substrate 
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Figure 13. Schematic of a 3-state FET on an SOI substrate 
 
The energy band diagram in figure 14 shows the energy barriers created 
by the II-VI tunneling layers, germanium oxide cladding and the silicon nitride 
control dielectric. The SiO2 box oxide limits the amount of free carriers to transfer 
into the respective semiconductor layers. The charge is held in the NVMFET by 
the final top silicon nitride layer. The energy band diagram in figure 15 shows the 
energy barriers for a 3-state FET with II-VI tunneling layers on SOI substrate. For 
both NVMFET and 3-state FET, the energy bands are complementary to the bulk 
Si FET with a different substrate configuration. The energy barriers and gate 
voltage behavior is similar. 
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Figure 14. Energy band diagram of a SOI NVMFET 
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Figure 15. Energy band diagram of a 3-state FET  
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2.7.5 InGaAs/InP FET 
 
 
 InGaAs FETs have been researched for their fast mobility properties. [85-
89] InGaAs high electron mobility transistors (HEMT) provide the fastest speeds 
available due to the high mobility of its carriers. [90, 91] As these FETs scale 
down the threshold voltage variation becomes a significant issue. This interface 
charge variation in the threshold voltage equation is stabilized with the use of  II-
VI tunneling layers between the gate and the InGaAs channel. Another obstacle 
that is prevented is the formation of native oxides on either side of the oxide layer 
which lower surface mobility, tunneling time and overall device speed. This 
formation is shown in the chemical formula in equation 16.[91] 
 
InGaAs ) InEO  GaEO  AsEO  AsEO  equation 16 
 
 In the sub-22nm regime, tunneling layer thickness becomes too thin and 
significant charge leakage occurs. II-VI tunneling layers are designed with a 
variable heteroepitaxial material composition to ensure that minimal leakage 
occurs. [90-92] However even with a small portion of the gate with minimal 
resistance, there can be significant gate leakage. As a second measure to 
prevent gate leakage the floating gate is comprised of individually cladded 
germanium oxide cladded quantum dots.  This cladding prevents the majority of 
the gate charge leaking and ensures the proper state.  
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Figure 16. Schematic of InGaAs/InP NVMFET[90] 
 
 
2.8 Self Organization of Quantum Dots 
 
 Self-organization of quantum dots was first reported by [93-98] with zero 
dimensional structure confining excitons and electrons in all three directions. The 
formation of quantum dots through electron beam lithography processes leads to 
high ratio of classical dots that are out of the quantum regime.[99]  In other 
words, it is very difficult to achieve nanoscale quantum dots. Formation through 
lattice mismatch strain allows for the formation of very small albeit still variable 
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diameter quantum dots. [12] There is a lattice mismatch balance that needs to be 
achieved. The lattice mismatch needs to be a large enough compressive strain to 
create islands and not a highly dislocated strained single epitaxial layer. The 
mismatch also needs to be low enough to create larger highly dislocated island 
that are not of quantum diameter. 
 
 The mismatch that is studied in this dissertation is the strain between Zinc 
Sulfide and Zinc Magnesium Telluride. This epitaxial layer must be grown thin 
enough to achieve a quantum thickness and finally realize a zero-dimensional 
epitaxial structure. To avoid growing pyramids and create a more uniform 
quantum dot another strain is placed at the top of the self-organized quantum dot 
layer. This mismatch is equal to the original mismatch on the other side of the 
structure. Once this cap is growth through epitaxy, an anneal process is needed 
to encourage islanding and full carrier confinement. 
 
 
2.8.1 Self Organized Quantum Dot Gate FET 
 
 Self organized quantum dot gate FETs achieve the same type of structure 
as a floating gate nonvolatile memory with a different approach to the floating 
gate assembly. A strong lattice mismatch between the insulator and the floating 
gate takes a quantum well layer and separate in two directions to form quantum 
dots. This quantum well is broken down to quantum dots using an anneal 
process. This structure is shown in figure 17. The strain on this layer is 
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introduced by an extreme lattice mismatch on the top and the bottom layers. 
These FETs are first introduced in by Jain et al.[59] 
 Self Organized Quantum Dot Gate FETs barriers and floating gate must 
have a large enough mismatch for the anneal to break the quantum well layer up. 
The system of materials in this dissertation is Zn0.96Mg0.04Te and ZnS. The 
mismatch that was introduced between Zinc Sulfide with a lattice constant of 5.41 
Å and Zinc Magnesium Telluride with a lattice constant of 6.1 Å. This mismatch 
can be seen on the lattice parameters and energy band gap diagram shown in 
figure 1. The resulting quantum dots are inherently of different sizes. [100, 101] 
Self-organized quantum dot gate FETs have the advantage of faster fabrication 
steps and more consecutive steps in-situ, which inherently reduces the chance of 
processing error and increases the overall yield, which reduces the cost.  
 
 
 
 
 
 
 
 
 
 
Figure 17. Self-Organized Quantun Dot NVMFET 
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2.9 Solar Cells 
  
The ability to create high κ lattice matched semiconductor also proves to 
have great benefit to the area of solar cells.  Solar Cells can use a high κ window 
to collect the higher energy spectra of AM1 and protect the more UV sensitive 
lower sections of the solar cell. [102-104] This will both increase efficiency and 
device lifetime. Also, a tandem cell is also investigated. This tandem cell will 
feature II-VI on III-V pn-pn junction. 
 
Zinc Blende crystals solar cells offer a wide range of direct bandgaps. This 
dissertation  focuses on the Zinc Blende crystals that lattice match to Silicon, 
ZnS, ZnSSe, and ZnMgS. The substrate used was Boron doped (100) p-Si. The 
epilayers are grown using an MOVPE reactor. The addition of Magnesium or 
Selenium to the active layer allows a low dislocation density at the heterojunction 
interface through lattice matching, increasing the efficiency of the solar cell. The 
addition of Magnesium to ZnS increases the bandgap of the epilayer.  A high κ 
window layer on the solar cell also protects the lower layers from UV energy 
extending the life of the cell. [105-108] 
 
2.9.1 Advantages of ZnSe/GaAs Solar Cell  
High energy photons are absorbed by the ZnSe n-type layer before they 
reach and damage the pn junction. The junction is placed deeper in the device 
37 
 
away from liftetime killing surface states, increasing efficiency because the large 
band gap of ZnSe is transparent to AM1 of the solar spectrum. ZnSe/GaAs has a 
higher collection efficiency in the blue-green regime. n-ZnSe/GaAs solar cell is 
obtained on a highly doped substrate (1018 cm-3) and a graded doped ZnSe from 
1017 cm-3 to 1019 cm-3 at the surface. 
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Chapter 3 
Simulations 
 
 
3.1 Introduction 
 
In order to determine the 2D electron space distribution in the quantum 
channel, we self-consistently solved the one-dimensional Poisson's and 
Schrödinger's equations.[72, 109] The SOI thickness is set to 35nm causing the 
FET to be fully depleted. We also need to find the wave functions and the bound 
state energies for the 2D charge distribution. Equation 17 is the Poisson's 
equation for a general heterointerface. Equation 18 is the 2D charge density in 
the inversion channel.  
 
( ) ( )pNNnnq ADQM −+−+=∇⋅∇ −+φε   equation 17 
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In equation 17, φ is the electrostatic potential, nQM is the 2D electron gas in the 
quantum well, n and p are the 3D electron and hole concentrations, and ND+ and 
NA- are the ionized donor and acceptor concentrations  
 
( ) ]||)exp(1ln[* 22∑
−
+−Θ=
n
n
nf
nFQM kT
EE
EEmn ψ
πh
 equation 18 
 
where EF is the Fermi level, En and ψ n define the bound states, and Θ  is the 
Heaviside step function. In equation 18, En and ψ n are determined by the 
Schrödinger's equation, 
   ( ) 0
*
1
2
2
=−+




 ∇⋅∇ nnn VE
m
ψψ
h
  equation 19 
 
Combining the electrostatic potential from eq. 18 and the band offsets at 
the material boundary the structure’s conduction band V is determined. Finally, 
the threshold voltage shift is computed from the transfer rate of charge from 
quantum well channel to either dot layers in the gate.  
 
3.2 3-state Simulations 
 
 Three state simulation on Bulk Silicon  
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 Simulations show that the charge is transferred from the substrate to the 
first layer of germanium quantum dots in the gate.  In the Id-Vg simulation in figure 
18 shows theres are various gate voltages for a similar drain current and an 
intermediate state for different drain voltages. This flattened Id-Vg characteristic is 
due to the charge trapping caused by the cladding in the cladded quantum dots 
in the gate layer. 
 
Figure 18. Showing of flattened layer of Id-Vg characteristics in the gate material 
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Figure 19a. Simulation of charge tunneled into the first germanium dot layer[19] 
 
 
Table II. Simulation parameters for 3-state FET with II-VI tunnel layers 
Layer Thick (um) Chi (eV) Eg (eV) me mh er Nd (cm-3) Na (cm-3) 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0020  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
ZnMgS 0.0030 3.5 4.0 0.13 0.38 8 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
Si 1.0000  4.15  1.12  0.19  0.49  11.9  0 5.0e16  
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Figure 19b. Simulation of charge trapped in the channel by the II-VI tunnel barrier 
 
Figure 19a shows the simulation of the electron charge in the first row of 
the germanium quantum dots. This charge is trapped by the energy barrier of the 
cladding and the SiO2 tunneling layer.  Figure 19b shows the simulation of the 
electron charge in the channel trapped by the II-VI tunnel barrier and the 
germanium oxide layer. The gate bias voltage of the simulation is -1 volt. The 
parameters for this simulation in figure 19b are provided in Table II. 
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3.3 NVMFET Simulations 
 
Simulations are provided for both Si and InGaAs substrates for NVMFETs. 
The simulation of nonvolatile memory with a bulk silicon substrate shows the 
charge moving from the substrate layer into the first layer of the GeOx-Ge 
cladded quantum dots is shown in figure 19c. This charge transfer is due to a 
gate voltage of -1 volts applied to the FET. Further bias will continue to overcome 
the germanium oxide barrier between the quantum dot layers into the top layer of 
quantum dots. A top layer of silicon nitride (SiN) prevents the charge from 
draining out the metal gate material. The parameters for the bulk silicon substrate 
simulation are given in table III. With an InGaAs/InP substrate the charge is 
trapped in the channel of the substrate behind the II-VI energy barrier. This 
simulation is shown in figure 19d. The parameters for this simulation are given in 
table IV. 
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Table III.  Simulation parameters for NVMFET on bulk Si  
Layer Thick (um) Chi (eV) Eg (eV) me mh er Nd (cm-3) Na (cm-3) 
SiN 0.0075 2.7 5.0 0.16 0.16 7.5 0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0020  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
ZnMgS 0.0030 3.5 4.0 0.13 0.38 8 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
Si 1.0000  4.15  1.12  0.19  0.49  11.9  0 5.0e16 
 
 
Figure 19c. Simulation of charge trapped in the first layer of Germanium 
Quantum Dots in a NVMFET with II-VI tunnel barrier 
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Table IV. Simulation parameters for NVMFET on InGaAs/InP 
Layer Thick (um) Chi (eV) Eg (eV) me mh er Nd (cm-3) Na (cm-3) 
SiN 0.0075 2.7 5.0 0.16 0.16 7.5 0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0020  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
ZnMgS 0.0030 3.5 4.0 0.13 0.38 8 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
InGaAs 1.0000  4.51 0.75 0.04  0.44  13.9  0 5.0e16 
 
 
Figure 19d.  Simulation of the charge trapped in the channel in a InGaAs 
NVMFET with II-VI tunnel layers 
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3.4 Simulations of 3-state FET on SOI 
 
Figure 20a shows the simulated energy band diagram of the 3-state FET 
structure when the gate voltage is above threshold (shown as Vg= -1.7V). The 
electron charge can be seen in the Si quantum well under the II-VI tunnel gate 
layer. The parameters used in the simulations are listed in Table V.  Figure 20b 
shows the transfer of electron from the channel to the first quantum dots layer in 
the gate region as the gate voltage is increased to -1V. The gate voltage 
magnitudes are relative and depend on parameters including tunnel gate 
insulator thickness. In comparison to the floating QD memory device of Fig. 21a, 
here there is no SiN control gate insulator layer. As the gate voltage is increased, 
the charge will transfer to the second QD layer and eventually to the gate. There 
is a temporary storage of electrons in the gate region for a range of gate 
voltages. (which define the extent of the intermediate state “i” manifestation) The 
box silicon dioxide in the substrate limits the number of free electron hole pairs 
available. 
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Figure 20a.Simulation of 3-state FET with II-VI tunneling layers  on SOI substrate 
with charge in the channel. 
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Figure 20b. Simulation of 3-state FET with II-VI tunneling layers on SOI substrate 
with charge in the floating gate. 
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Table V. Simulation Parameters for 3-state FET with II-VI tunneling layers on SOI 
Substrate 
Layer Thick (µm) χ (eV) Eg (eV) me mh εr Nd cm-3 Na cm-3 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0020  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
ZnMgS 0.0030 3.5 4.0 0.13 0.38 8 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
Si 0.0350  4.15  1.12  0.19  0.49  11.9  0 1.1e17  
SiOx 0.1000 0.9 9.0 0.5 0.5 3.9 0 0 
Si 0.3000  4.15  1.12  0.19  0.49  11.9  0 5.0e16 
 
 
3.5 Simulations of NVMFET on SOI 
 
Figure 21a shows the simulated energy band diagram of the memory 
structure when the gate voltage is above threshold (shown as Vg=-2.0V). The 
electron charge can be seen in the Si quantum well under the II-VI tunnel gate 
layer. The parameters used in the simulations are listed in Table VI.  Figure 21b 
shows the transfer of electron from the channel (at VG > VTH) to the quantum dots 
in the first layer in the gate region as the gate voltage is increased. The gate 
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voltage now is -1.0V (the important point that the gate voltage is higher than 
before; the voltage magnitudes are relative and depend on parameters 
 
The simulation shows the charge transfer from the channel to the first 
quantum dot layer.  The values of Vg voltage are somewhat arbitrary as they 
depend on the oxide charge, work function, and other parameters listed in the 
Table VI. A gate voltage of -1.5 V we have substantial charge in the channel and 
there is no charge in the first quantum dot layer.  The transfer takes place as VG 
is increased to -1.0 V.  The electron charge will transfer to upper dots at higher 
voltages when the tunneling probability is enhanced.  It should be noted that 
these characteristics depend on control gate dielectric as well as tunnel gate 
dielectric thicknesses.  We have used II-VI layer as the gate tunnel dielectric and 
SiN (75Å) as the  control gate dielectric. As the dot charge is increased, we 
would see higher shifts in the threshold voltage values ∆VTH.  The box silicon 
dioxide in the substrate limits the number of free electron hole pairs available. 
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Figure 21a. Simulation of NVMFET on SOI substrate with charge in the channel. 
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Figure21b. Simulation of NVMFET on SOI substrate with charge in the floating 
gate. 
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Table VI. Simulation Parameters for NVMFET with II-VI tunneling layers on SOI 
Substrate 
 
Layer Thick (µm) χ (eV) Eg (eV) me mh εr Nd cm-3 Na cm-3 
SiN 0.0075 2.7 5.0 0.16 0.16 7.5 0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0020  2.25 5.70 0.16 0.16 4.4 0 0 
Ge-QD 0.0040  4.55  0.67  0.08 0.28  16.0  0 0 
GeOx 0.0010  2.25 5.70 0.16 0.16 4.4 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
ZnMgS 0.0030 3.5 4.0 0.13 0.38 8 0 0 
ZnS 0.0040 3.6 3.8 0.13 0.38 7.8 0 0 
Si 0.0350  4.15  1.12  0.19  0.49  11.9  0 1.1e17  
SiOx 0.1000 0.9 9.0 0.5 0.5 3.9 0 0 
Si 0.3000  4.15  1.12  0.19  0.49  11.9  0 5.0e16 
 
 
 
 
 
 
 
 
 
 
54 
 
 
Chapter 4 
Fabrication 
 
4.1 Sample Preparation 
 
These semiconductor devices begin as a substrate wafer, either Si, 
Indium Phosphide (InP), or Gallium Arsenide (GaAs).  Each of these wafers has 
a sample preparation wafer procedure.  All wafers are prepared in a fume hood 
under a submicron HEPA filter. This chapter discusses the fabrication 
methodology of these quantum dot gate FETs and solar cells focusing on the 
epitaxial growth of the heteroepitaxial layers. Fabrication of semiconductor 
devices requires an epitaxial process to be free of contaminants that could 
introduce high dislocation densities, parasitic energy levels, and poor 
repeatability.   
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4.1.1 Wafer Preparation Silicon Wafer  <100> 
 
1. The silicon wafer is cleaved into four quarters following the <100> cleavage 
plane.  A microscope slide  and graph paper is used as a straight edge to 
cleave against and maintain equal sizes. 
2. Each of the quarter Silicon wafer pieces are laid on a sheet of lens paper. 
3. Each of the quarter pieces are designated a sample number and are 
designated as a lead sample, experimental sample, and substrate for use in a 
later experiment. This lead sample is used for calibration purposes and to 
ensure that the growth is working to specifications before an experimental 
sample is used. 
4. Three separate solvents, Tricholoroethylene (TCE), Acetone, and Methanol  
are heated to their respective boiling points in half full 100 ml pyrex beakers. 
5. The silicon quarter is placed vertically on edge to maximize the amount of 
boiling solvent to each sample These quarters are boiled for 5 minutes in 
each solvent. 
6. The solvent residue is removed with two separate baths in deionized water in 
two separate Teflon 250 ml beakers. The deionized water has a resistance of 
approximately 18 MΩ-cm. 
7. Approximately 10-15 angstroms of native oxide form instantly on the surface 
of silicon. To remove this native oxide layer, which is critical to heteroepitaxial 
growth, we submerge the wafer for 3 minutes in 5% Hydrofluoric  (HF) Acid in 
18 MΩ-cm deionized water until the acid rolls off the wafer. 
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8. A solution of fresh  1:1 Sulfuric Acid (H2SO4) and Hydrogen Peroxide (H2O2) 
is prepared. This solution is an endothermic reaction is prepared in a 100 ml 
pyrex beaker and will boil aggressively. The wafer is submersed for one 
minute. This oxidizes the surface layer consuming some of the silicon wafer.  
9. This newly oxidized silicon dioxide layer is removed with a fresh batch of 5% 
Hydrofluoric (HF) Acid in 18 MΩ-cm deionized water until the acid rolls off the 
wafer. This acid solution is prepared in a 250 ml Teflon beaker. 
10.  The wafer is dried on its edge on a piece of lens paper. 
11. The wafer is then quickly transferred to a 100 ml beaker of boiling iso-
propanol ready for epitaxial growth or lithography. 
 
4.1.2 InGaAs/InP Wafer Preparation 
 
1. InGaAs/InP wafer come from Lucent laboratories with a thin 50 angstrom 
protective InP cap. This cap is removed immediately before growth.  
2. The wafer is cleaved into 1 cm by 1 cm squares. A ladle is used throughout 
the fabrication procedure to prevent scratches to the growth surface. 
3. Three separate solvents, Tricholoroethylene (TCE), Acetone, and Iso-
propanol are heated to their respective boiling points in half full 100 ml Pyrex 
beakers. 
4. The InGaAs/InP sample is placed vertically on edge to maximize the amount 
of boiling solvent to each sample. These samples are boiled for 5 minutes in 
each solvent. 
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5. The solvent residue is removed with two separate baths in deionized water in 
two separate Teflon 250 ml beakers. The deionized water has a resistance of 
greater than 18 MΩ-cm. 
6. The sample is placed in a 3:1 Phosphoric Acid ( H3PO4 ) to Hydrochloric Acid 
for 45 seconds. This etch will remove the InP protective cap thus exposing 
the InGaAs layer below. This etch etches InGaAs orders of magnitude slower 
than InP and therefore has a minimal effect on the InGaAs structure. 
 
4.1.3 GaAs Wafer Preparation 
 
1. Gallium Arsenide wafers are cleaved into 1 cm by 1 cm squares on a sheet of 
lens paper using a sharp scribe. 
2. These samples are placed on a sample holding ladle throughout the cleaning 
procedure to prevent scratches and contamination. 
3. Three separate solvents, Tricholoroethylene (TCE), Acetone, and Methanol 
are heated to their respective boiling points in half full 100 ml pyrex beakers 
4. The sample and ladle are placed in each of these three lightly boiling solvents 
for 5 minutes 
5. The solvent residue is removed with two separate baths in deionized water in 
two separate Teflon 250 ml beakers. The deionized water has a resistance of 
greater than 18 MΩ-cm. 
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6. A solution of Caro’s Etch (5 H2SO4:1 H2O: 1 H2O2 ) is prepared to remove any 
native oxides. This exothermic reaction is maintained at 70o C using a 
mercury thermometer. Approximately 20 microns is removed in this step. 
7. A fresh de-ionized water bath is prepared for to remove the Caro’s Etch from 
the wafer. 
8. To remove a native oxide created by the Caro’s Etch, the sample is 
submersed solution of equal parts 1 HCl : 1 H2O for 1 minute at room 
temperature.  
9. 2 Submersions in fresh deionized water  at 18.2 18 MΩ-cm in 500 ml Teflon 
beakers. 
10.  The sample is placed in boiling propanol awaiting the growth chamber. The 
sample should not sit in boiling propanol for extended periods of time. If there 
is an extended period of time, the sample can remain in the Hydrochloric Acid 
solution.  
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4.2 MOVPE Growth materials and equipment 
 
 
 
Figure 22. EMCORE Metal-Organic Chemical Vapor Deposition Reactor 
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Figure 23. Load lock and transfer arm of the EMCORE reactor 
 
 This Metal-Organic Chemical Vapor Deposition (MOCVD) reactor, 
shown in figure 22 and 23, uses metal-organic precursors in either liquid or 
gaseous state. A hydrogen carrier gas is passed through the liquid metal-organic 
precursors and saturates in a hydrogen carrier gas. This carrier gas is purified by 
a palladium diffused cell at 99.9999999% (nine 9’s) purity. These precursors are 
heated in a hydrogen environment and epitaxially grow to the substrate material 
in the growth chamber.  In order to promote laterally even growth, we vent the 
metal-organic and carrier gas mixture until the flow rate is stable, typically one 
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minute. Ultraviolet irradiation allows us to grow at a lower temperature while 
limiting the shallow donors and maintain a better morphology.[110] 
 
4.2.1 Source materials 
 
The metalorganic precursors used are 50g or 100g cylinders from 
EPICHEM. The palladium diffused hydrogen flows through these bubblers. A 
specific mole faction can be chosen by adjusting the temperature of the source 
material which directly controls the partial pressure of the bubbler. The 
temperature of the bubbler in controlled by Brinkman Lauda chillers 100% filled 
with Brand-Nu labs ethylene glycol. For n-type doping 10% hydrogen chloride in 
Hydrogen gas was used. The metal-organic sources used are dimethylzinc 
(DMZn), dimethylselenide (DMSe), dimethylcadmium (DMCd), diethylsulfide 
(DES), diethyltelluride (DETe), and bismethyl-cyclopentadienylmagnesium 
((MeCp)2Mg). 
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Table VII. Chiller Temperature of metal-organic precursors 
Metalorganic source Chiller Temperature 
dimethylzinc (DMZn) -20 ˚C 
dimethylselenide (DMSe) -5 ˚C 
dimethylcadmium (DMCd)  5 ˚C 
diethylsulfide (DES) 45 ˚C 
diethyltelluride (DETe) 55˚C 
bismethyl-cyclopentadienylmagnesium ((MeCp)2Mg) 60˚C 
 
4.2.2 Reactor 
 
 The epitaxial growths are done with a stainless steel vertical cavity vapor 
phase epitaxy reactor with a graphite resistive heated molybdenum susceptor.  
The MOVPE reactor used is an EMCORE GS/2007 as shown in figure 22. Figure 
23 shows the sample loading lock and transfer arm. This reactor utilizes mass 
flow controllers to control the hydrogen gas and suspended materials throughout 
the reactor. There are two separate manifolds that control the flows, one for the 
metal organics and another for the hydrides. They are separated due to the high 
risk of cross contamination and prereactions. When the reactor is not in use it 
flows a constant idle flow of 100 sccm of hydrogen gas through the growth 
chamber to prevent impurity buildup. When the mass flow controller (MFC) is 
flowing through a bubbler the source metal-organic is first vented to the toxic gas 
scrubber for a minimum of one minute. This vent the initial flow instability and 
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promotes a stable growth flow to the reactor. The pressure in the vent side is 
kept equal to the react pressure to prevent a change in mole fraction as we 
switch at the manifold from vent to react. The pressure of the hydrogen carrier to 
the reaction chamber is kept at 600 torr, having the reaction chamber at 250 torrs 
allowed for thorough mixing as the gas enters the growth chamber. Since several 
of the metal organics are solid at room temperature all tubes and manifolds after 
the RT solid sources and manifolds are heated using line heaters at or above 80 
˚C.  
 
The samples are on a resistivity heated molybdenum susceptor rotating at 
350 rpm. All experiments are carried out with 14.25 standard liters per minute of 
palladium diffused hydrogen gas at 250 torrs in the growth chamber. For growths 
with photoirradiation, the UV energy was achieved with an 500 W Oriel Hg lamp 
shone through a quartz window at the top of the growth chamber. Inline neutral 
density filters are used to adjust desired UV intensity. These intensities are 
verified with a HTG digital ultraviolet intensity meter. 
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4.3 Growth Procedures 
 
4.3.1 MOCVD loading procedure 
 
The distance between the fume hood where all the cleaning steps took place 
and the EMCORE load lock is approximately 10 feet. The sample must be 
transferred hastily from the cleaning beaker to the susceptor to prevent any 
growth of native oxides on the growth surface. 
 
Pre-purified Nitrogen Air from AIRGAS (99.999%) is blown onto the sample at 
about 10 psi to dry the surface, prevent propanol residue from drying on the 
surface, and prevent oxygen in the air forming a native oxide. 
 
The wafer sample is removed with clean tweezers and placed on the 
Molybdenum EMCORE susceptor.  There are two separated susceptors, one 
that holds 1 cm x 1 cm wafer sizes and one that hold 2 in diameter sample sizes. 
The latter also has an attachment that allows a quarter wafer to be used.  
 
Once the sample is placed inside of the positive pressure nitrogen filled load 
lock, the load lock atmosphere is pumped down to 2 torrs, purged and backfilled 
with nitrogen gas three times. This backfill is to approximately 500 torrs. This 
purge removes airborne contaminants from the mixed air/nitrogen gas introduced 
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into the load lock as the chamber was opened. Figure 23 shows the loading 
chamber. 
 
After the purging is complete the load lock is pumped down and ready to be 
transferred into the growth chamber for growth. 
 
 
4.3.2  MOCVD Tunnel growth procedure 
 
1. The clean etched sample is placed in a vacuum desiccator and transferred to 
the fume hood. For the etching procedure see the beginning of this chapter. 
2. The sample is washing in boiling propanol for 5 minutes. 
3. The beaker in boiling propanol was brought to the load lock section of the 
EMCORE MOVPE reactor. The sample was removed from the beaker with 
tweezers and blown dry with the inert gas nitrogen. 
4. The sample was loaded onto the Molybdenum susceptor and placed into the 
load lock. The load lock is purged with nitrogen, pumped down to 2 torrs and 
backfilled up to 500 torr three times to prevent moisture, oxygen, and other 
airborne atmospheric contaminants from entering the reactor. 
5. After the purging is complete the gate value between the EMCORE growth 
chamber and the load lock is opened and the sample is transferred to the 
growth chamber. 
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6. Open the gate valve and transfer the sample from the load lock into the 
growth chamber. 
7. Execute the proper program on the control computer depending on the tunnel 
layer that is to be grown. Each of the separate tunnel layers are discussed in 
detail throughout this chapter. 
8. Once the II-VI layers are epitaxially grown, remove the sample from the 
growth chamber and transfer over to the load lock. 
9. After the system has purged, fill the load lock with nitrogen and remove the 
sample. This sample is ready for self-assembly of either SiOx cladded Si 
quantum dots or GeOx cladded Germanium quantum dots. The sample is 
then placed in a desiccator and transferred to the self-assembly station. 
 
Note: There can be a variation in growth thickness, especially when working with 
quantum well thick layers in the 50-75 Å regime. The variation of the growth 
thickness is due to several different growth variables. First, the alkyl line to the 
vertical growth chamber is a quarter inch tube with holes down the side. This 
method can lead to minute variations in metal-organic and hydrogen variations 
which cause the center of the sample to have more growth than the outsides. To 
mitigate this loss we rotate the sample at 350 RPM. Second, handling of the 
wafer can introduce contaminants that can interfere with growth,. Use of a ladle 
wherever possible minimizes this contamination 
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4.4 Silicon FET Fabrication 
 
• Clean p-Si wafer following the silicon wafer preparation steps at the beginning of 
this chapter 
• Oxidize and open Source/Drain 
• Diffuse and drive in  phosphorus dopant into the silicon wafers 
• Open Gate window 
• Deposit ZnSe/ZnS/ZnMgS/ZnS/ZnSe with MOCVD tunnel growth procedure 
• Self-Assemble GeOx-Ge quantum dots 
• Fabrication of 3-state FET the SiN step, NVMFET has SiN desposited. 
• Deposit SiN  
• Metallization 
 
4.5 Fabrication of 3-state FET on silicon  
 
 3-state FETs follow three main steps in fabrication. They are carried out in 
sequence quickly to avoid any contamination between the layers that could 
cause parasitic capacitances or donors.  
 
1. The procedure for a standard Silicon FET is followed as described earlier 
in this chapter. 
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2. Gate is opened and prepared for II-VI MOVPE growth. The gate is 
protected with silicon dioxide and this oxide layer is removed with 5% 
hydrofluoric acid. Deionized water bath follows to removed acid. 
3. Germanium oxide cladded germanium quantum dots or silicon cladded 
silicon quantum dots are self-assembled over the II-VI layers. Once the 
quantum dots are self-assembled, the gate is finished and the sample isn’t 
as sensitive to contaminants in the air that can deposited within the 
quantum gate layers. 
4. Metallization of a gate ohmic contact is fabricated on the germanium dot 
oxide. 
 
 
4.6 Deposition of II-VI Gate Insulator Layers 
 
The II-VI sources are all metal organic precursors: dimethylzinc (DMZn) at 
57.1 torr at 15 sccm, dimethylselenide (DMSe) at 37.9 torr at 30 sccm, 
bismethylcyclopentadienylmagnesium ((MeCp)2Mg) at 0.9 torr at 20 sccm, and 
diethylsulphide (DES) at 60 torr at 25 sccm. The first layer serving as buffer was 
ZnSe layer. This layer was grown for 30 sec with DMZn and DMSe at 505 °C. 
This was followed by a one minute growth of ZnS at 360°C 35 mW/cm2 of UV 
irradiation using DMSe and DMZn as sources. This was followed by the growth 
of ZnMgS gate layer, which was grown at 333°C (for 1 min) with UV irradiation 
using DMZn, ((MeCp)2Mg), and DES as sources. The next layer is identical to 
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the first ZnS layer, one minute growth of ZnS at 360°C 35 mW/cm2 of UV 
irradiation using DMSe and DMZn as sources and finally a quick ZnSe cap for 30 
sec growth at 360°C with UV irradiation. This II-VI gate structure can be seen in 
figure 12. [111] 
 
The first layer in the tunneling insulator stack is the ZnS buffer. This was 
followed by introducing Mg for the second layer of ZnMgS serving as the primary 
high-κ, lattice-matched high energy barrier gate insulator. This research  shows 
single crystalline ZnS on silicon that is nearly lattice matched. 
 
 
4.7 GeOx-Ge Quantum Dot Floating gate deposition 
 
The II-VI growth is followed by the self-assembly of quantum dots.[8] The 
QD floating gate is implemented by forming layers of monodispersed GeOx-Ge 
(4nm) dots using site specific self-assembly [112, 113] which preferentially 
deposited on the p-doped channel region between the n-doped source and drain. 
The dots are assembled on thin layers of II-VI stack, schematically shown in Fig. 
24. Ge (~ 2 to 8 nm) nanoparticles cladded with GeOX (~1nm) layers are 
deposited using site-specific self assembly. Unlike silicon quantum dots reported 
in the literature [78], the QDs here are not only uniform in size but also are 
individually cladded. This prevents charge leakage from dot to dot, maintains a 
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uniform charge density in the “write” state of the floating gate creates an 
intermediate state, and the cladding inhibits tunneling through the tunnel barrier.  
Three state FETs are created in the same way as the nonvolatile memory FET 
but without the silicon nitride final layer. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 24. Schematic of 3-state FET on SOI substrate for fabrication 
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4.8 Fabrication of II-VI Nonvolatile Memory Structure on Bulk 
Silicon 
 
 The fabrication of these devices starts as a traditional MOSFET 
with n+ source and drain diffusion. When the gate region is opened instead of 
SiO2 deposition, II-VI layers are heteroepitaxially grown. This forms an insulating 
tunneling layer. The tunneling layer stack starts with two ZnSe buffer layers. This 
buffer is less than the critical layer thickness making it thin enough to be 
pseudomorphic minimizing new dislocations. This buffer layer is epitaxially grown 
at 505 oC without UV irradiation. This layer is a necessary processing step for 
epitaxial adhesion of the tunneling layer to the silicon channel. It has been 
reported UV irradiation of ZnSe at low temperature breaks alkyl bonds on group 
IV substrates; therefore there is a need for a high temperature no UV buffer layer 
before the low temperature growth and UV irradiation.[20]  
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Figure 25. Schematic of NVMFET for fabrication 
 
 
Figure 25 shows a three layer stack of ZnS-ZnMgS-ZnS NVMFET 
schematic for fabrication Deposition of a ZnS buffer layer is followed by a ZnMgS 
high κ tunnel barrier layer. The final ZnS layer relaxes the strain due to tensile 
lattice mismatch caused by Mg. The lattice constants of these layers are shown 
in table 1. This is followed by the growth of ZnS and ZnMgS. We have found that 
insufficient thickness of ZnS/ZnMgS/ZnS gate insulator stack results in poor gate 
control and gate leakage current. This is illustrated in the transfer characteristic 
of Fig. 40. 
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4.9 SOI NVMFET Fabrication  
 
  SOI memory devices are in large research demand due to their 
radiation hardening properties such as resistance of particle radiation and EM 
radiation. Two common materials used to fabricate radiation hardened 
semiconductor devices are silicon dioxide or sapphire. These are materials are 
commonly found as SOI and silicon on sapphire substrates.  
 
The SOI device fabrication involves starting with a Si-on-Insulator (SOI) 
wafer with a masking SiO2 layer.  It is followed by the phosphorus diffusion for 
about 10 minutes at 1000˚C to form source and drain regions. This is followed by 
opening of the gate region by removing the masking oxide layer and epitaxially 
growing the II-VI layers (ZnS-ZnMgS-ZnS) forming the lattice-matched gate 
insulator stack [19] This is followed by the self-assembly of GeOx-cladded Ge 
nanodots and a subsequent deposition of control gate dielectric layer of SiN (~75 
Ǻ).[62, 113] Finally, ohmic contacts and gate metal electrode were formed. The 
schematic of this device is shown in figure 26. 
 
 The FET channel surface is prepared in-situ with 10% H2S gas at 
650 ˚C for 5 min. The II-VI gate tunnel insulator is epitaxially grown on the silicon 
channel using ultraviolet enhanced metal organic chemical vapor deposition 
(MOCVD). All growth runs were carried out at 250 Torr, with susceptor rotation of 
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350 rpm, and 14.25 standard liters per minutes (slm) of palladium-diffused 
hydrogen as the carrier gas. The II–VI sources are all metal organic precursors: 
dimethylzinc (DMZn) at 57.1 Torr at 15 sccm, bismethyl-
cyclopentadienylmagnesium [(MeCp)2Mg] at 0.9 Torr at 20 sccm, and 
diethylsulfide (DES) at 60 Torr at 25 sccm. The first layer deposited is a 1-min 
growth of ZnS at 360°C with 35 mW/cm2 of  ultraviolet (UV) irradiation using DES 
and DMZn as sources. The UV irradiation allows lower growth temperature 
lowering the chance of unfavorable acceptor and donor states. [62, 81, 112] This 
was followed by growth of the ZnMgS gate layer, which was grown at 333°C for 1 
min with UV irradiation using DMZn, (MeCp)2Mg, and DES as sources. The next 
layer is identical to the first ZnS layer, with 1-min growth of ZnS at 360°C with 35 
mW/cm2 of UV irradiation using dimethylselenide (DMSe) and DMZn as sources. 
This creates the high-κ tunneling layer, ZnS/Zn0.95Mg0.05S/ZnS. [38, 114] This is 
optimal for lattice matching to silicon. Finally again ~25 Ǻ of ZnSe is grown for 30 
seconds of growth at 360°C with UV irradiation on the top as a processing step 
since ZnSe retains better morphology during later high temperature annealing in 
the floating gate assembly. 
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Figure 26. Schematic of NVMFET on SOI for fabrication 
 
4.9.1 Growth of II-VI tunnel barrier for Silicon substrate FETs 
 
• GROWTH CONDITIONS 
• Chamber pressure: 250 torr  
• Motor speed: 350 RPM 
• H2 flow: 14.25 slm  
• Bubbler pressure: 650 torr  
• DMZn: 57.1 Torr and -20 °C 
• DMSe 37.9 Torr and -5 °C 
• DES: 60 Torr and 45 °C 
• Mg: 0.9 Torr and 60 °C 
76 
 
 
• GROWTH PARAMETERS 
• Hydrogen Sulfide Etch at 800 C for 30 min 
• layers (UV on for all; low filter): 
• #1: 0.5min, 505C, DMZn 20 sccm; DMSe 30 sccm 
• #2: 1 min; 333C, DMZn 20 sccm, DES 25 sccm 
• #3: 3 min; 333C, DMZn 20 sccm; DES 25; Mg 30 sccm 
• #4: 1 min; 333C, DMZn 20 sccm, DES 25 sccm 
• #5: 2 min, 333C, DMZn 20 sccm; DMSe 30 sccm 
 
 
4.10 Growth of II-VI Tunnel Insulator for InGaAs/InP FET 
 
  The substrates used for the ZnSeTe/ZnMgSeTe/ZnSeTe tunneling 
layer growth are InP with a thin epitaxial layer of InGaAs. This layer of InGaAs is 
lattice matched to the InP. There is a protective layer of InP used on top of the 
InGaAs layer.  This layer is etched upon processing. The FET is fabricated using 
the same procedure until the growth of the II-VI tunneling layer. There are 
several different tunneling layer growth process files shown below. Figure 28 
shows the final InGaAs FET image. 
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4.11 Growth procedure of InGaAs NVMFET 
 
1. The InP protective cap is approximately 30 Å thick and is removed with a 
boiling solution of 3:1 phosphoric acid to hydrochloric acid 3:1. 
2. Substrate is prepared using the sample preparation procedure outlined earlier 
in figure 27.  
3. Masking oxide is deposited and the source and drain are diffused 
4. The gate is not opened until II-VI growth. This will protect the epitaxial layer 
from surface contaminants and oxides. 
5. Once the II-VI layers are grown, Germanium-cladded germanium quantum 
dots are self-assembled on the II-VI tunneling layers. 
6. A thin Si3N4 layer of approximately 85 Å  is deposited with a plasma-
enhanced chemical vapor deposition. 
7. Gold-Germanium is evaporated for a back contact. 
8. Aluminum is evaporated for a front contact. 
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Figure 27. Full process file for InGaAs FET growth 
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Initial InGaAs growth. This process failed to provide a tunneling barrier 
 
4.11.1 Growth Conditions for sample 1718  
• Chamber pressure: 250 torr  
• Motor speed: 350 RPM 
• H2 flow: 14.25 slm  
• Bubbler pressure: 650 torr  
• DMZn: 57.1 Torr and -20 °C 
• DMSe 37.9 Torr and -5 °C 
• DETe 39 Torr and 55 °C 
• Mg: 0.9 Torr and 60 °C 
 
Growth Parameters 
• layers (UV on for all; low filter): 
• 30 sec 400C DMZn 20 sccm DMSe 30 sccm 
• 1min, 360C, DMZn 20 sccm; DMSe 30 sccm 
• 1min, 360C, DMZn 20 sccm; DMSe 30 sccm DETe 15 sccm 
• 1 min; 360C, DMZn 20 sccm, DMSe 30 sccm, DETe 15, Mg 30 sccm 
•  1 min; 360C, DMZn 20 sccm; DESe 30 sccm DETe 15 sccm 
• 3 min; 450C, DMZn 20 sccm; DESe 30 sccm 
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4.11.2 Growth Conditions (Run #1973 & Run #2001) ZnMgS tunnel barrier and 
Growth Parameters  
 
• Chamber pressure: 250 torr  
• Motor speed: 350 RPM 
• H2 flow: 14.25 slm  
• Bubbler pressure: 650 torr  
• DMZn: 57.1 Torr and -20 °C 
• DMSe 37.9 Torr and -5 °C 
• DETe 39 Torr and 55 °C 
• DES 25 Torrs and 45 °C 
• Mg: 0.9 Torr and 60 °C 
 
Growth Parameters 
• layers (UV on for all; low filter): -  
• #1: 0.5min, 505C, DMZn 20 sccm; DMSe 30 sccm 
• #2: 1 min; 333C, DMZn 20 sccm, DES 25 sccm 
• #3: 3 min; 333C, DMZn 20 sccm; DES 25; Mg 20 sccm 
• #4: 1 min; 333C, DMZn 20 sccm, DES 25 sccm 
• #5: 2 min, 333C, DMZn 20 sccm; DMSe 30 sccm 
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4.11.3 Growth Conditions 1959 ZnMgSeTe/ZnS/ZnSe Quantum Well Structure 
grown on pInGaAs/InP) 
 
• Chamber pressure: 250 torr  
• Motor speed: 350 RPM 
• H2 flow: 14.25 slm  
• Bubbler pressure: 650 torr  
• DMZn: 57.1 Torr and -20 °C 
• DMSe 37.9 Torr and -5 °C 
• DETe 39 Torr and 55 °C 
• DES 25 Torrs and 45 °C 
• Mg: 0.9 Torr and 60 °C 
 
Growth Parameters 
 
• All layers (UV on for all; low filter) 
• 480 C deabsorb InGaAs surface for 60 seconds 
• #1: 0.5min, 400C, DMZn 20 sccm; DMSe 30 sccm 
• #2: 1 min; 360C, DMZn 20 sccm, DES 25 sccm 
• #3: 1.5 min; 360C, DMZn 20 sccm; DESe 30 sccm, DeTe 20 sccm; Mg 25 
sccm 
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Figure 28. Image of InGaAs NVMFET 
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4.12 Growth of Self Organized Quantum Dot FET 
 
The self-organized quantum dot gate FETs are started with a similar 
process file as all Si based FETs. Once the gate is opened and the initial 
insulating layer is grown on top of the channel, the sample stays in-situ in the 
MOCVD EMCORE growth chamber for the growth of the two tunneling layers 
and the floating gate. UV-Irritation is used to allow a lower growth temperature 
but still not permitting shallow and deep levels in the epitaxial layers.  
 
The growth parameters of this FET are shown at the end of this section.  
Several metal-organic precursors are used for the growth, Dimethylzinc (DmZn), 
Dimethylselenide (DmSe), Diethyltelluride (DeTe), Diethylsulfide (DES), and 
bismethyl-cyclopentadienylmagnesium [(MeCp)2Mg]. The partial pressures and 
bubbler temperatures of these materials are DMZn: 57.1 Torr and -20C, DMSe 
37.9 Torr and -5C, DETe 39 Torr and 55C, DES: 60 Torr and 45C, and Mg: 0.9 
Torr and 60C. These temperatures are verified using a thermocouple 
temperature sensor with a temperature controller board. The thickness of these 
five layers is kept constant at 75 ± 25 Å. All five layers are grown well under 
quantum well minimum thickness to confine carriers in the vertical direction.  
The first layer grown is a Zinc Selenide (ZnSe) layer.  This layer is strictly an 
adhesion layer and is well under critical layer thickness. Previous research has 
shown that this layer forms higher quality of epitaxial growth [19]. This layer is 
grown at high temperature, 477oC. The rest of the layers are grown with UV-
irradiation at 333oC. The second layer is the first layer of the structure, Zinc 
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Sulfide (ZnS). Zinc sulfide is a strong crystal and easier to deposit without a 
relatively high dislocation density. This starts to form a foundation to the self-
organized structure.  The third layer that is grown is the ZnMgS. This layer had a 
higher dislocation density, which is high enough to cause severe charge leakage, 
which is countered with the zinc sulfide layers on either side. The ZnMgTe was 
grown through heteroepitaxy with the Emcore MOCVD reactor The Zn to Mg ratio 
was nearly all Zinc with a slight (2-4%) magnesium. This layer increases the 
bandgap of the material and creates a larger barrier to prevent unwanted 
spillover. Once this layer is deposited, the mismatched zinc magnesium telluride 
is deposited. This mismatch is between zinc magnesium sulfide (ZnMgS) with a 
lattice constant of 5.41 Å and zinc magnesium telluride (ZnMgTe) with a lattice 
constant of 6.1 Å. The larger crystal lattice constant is grown less than the critical 
layer thickness. The fourth layer grown is back to the 5.41 Å lattice constant, zinc 
magnesium sulfide (ZnMgS). This stack introduces the mismatch on the top and 
the bottom of the quantum well, allowing for maximal self-organization. The fifth 
layer is the zinc sulfide. (ZnS) cap. We deposit this can to prevent any leakage to 
leave the floating gate and to introduce more of a strain from the top of the 
epitaxial stack.  This stack is all grown at once, consecutively, minimizing 
chances for contaminates and growth variations.  
 
Once the single-crystal stack is heteroepitaxial grown, the FET is 
annealed at 500oC 10 minutes. This anneal forces the interior ZnMgTe layer to 
break up into quantum dots of variable sizes.[59]The FET is annealed in 
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hydrogen carrier gas. After the anneal process, from the gate channel to the 
metal contact we have a high κ barrier, a quantum dot floating gate, and another 
high κ barrier and grown in-situ.  
 
 The FET is the removed from the EMCORE and is then placed in a 
desiccator. The FET is transported to Yale for 75 Å of silicon nitride (Si3N4) 
deposition on the II-VI epitaxial stack. An aluminum gate contact is then 
deposited to the source, drain, and gate and is then annealed for ohmic contact. 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 29. Schematic of Self-organized quantum dots for fabrication 
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4.12.1 Growth Conditions for Self Organized Quantum Dots 
 
• Chamber pressure: 250 torr  
• Motor speed: 350 RPM 
• H2 flow: 14.25 slm  
• Bubbler pressure: 650 torr  
• DMZn: 57.1 Torr and -20 °C 
• DMSe 37.9 Torr and -5 °C 
• DETe 39 Torr and 55 °C 
• DES: 60 Torr and 45 °C 
• Mg: 0.9 Torr and 60 °C 
 
Growth Parameters 
• ZnS 477oC  Zn 20 sccm S sccm 
• ZnMgS 333oC Zn 20 sccm Mg 25 sccm S 25 sccm 
• ZnMgTe 333oC Zn 20 sccm Mg 25 sccm Te 20 sccm 
• ZnMgS 333oC Zn 20 sccm Mg 25 sccm S 25 sccm 
• ZnS 333oC cap Zn 20 sccm S sccm 
• Anneal 500oC 10 minutes  
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4.13 Solar Cell 
 
 Two styles of solar cell are described for fabrication. The first is a II-VI 
window region on a pGe substrate. This involves a III-V p-type layer with n-type 
II-VI grown on germanium to create a nZnSe/pGe solar cell. 
 
 The second  type of cell is a tandem cell. These high efficiency cells 
considered are either III-V pn junction with a II-VI pn junction or  III-V pnp junction 
with a n-type II-VI top layer. The sample preparation is the same initially. After 
the wafer is cleaned and prepared for growth the process file below is followed. 
 
• Wafer Preparation 
– Silicon wafer <100> 
– TCE/Acetone Methanol 
– DI Water 
– 5% HF 
• Growth Conditions 
– Growth Chamber Pressure: 250 Torr 
– Hydrogen supply 14.25 standard liters/minute 
– Motor speed: 350 RPM 
– Bubbler pressure: 650 torr  
 
• Growth Parameters 
– DMZn 15 sccm  
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– DMSe 30 sccm  
– Mg 10 sccm  
– DES 45 sccm  
– Doping: 10% HCl  in H2 
 
• Growth Procedure 
– 1 hour H2S 837oC 
– 1.4 min ZnSe HT buffer 547oC no UV 
– 2.5 min ZnSe 319oC 
– 15 min fill reactor with Cl2 25 sccm  
– 60 min ZnMgS(Cl-) 319oC 
 
The hydrogen sulfide treatment at 837 oC provides an in-situ etch for a 
epitaxial growth without native oxides.  The top layer grown for 60 minutes is 
much larger than the critical layer thickness, therefore precise control of the 
lattice constant will minimize a high dislocation density which would compromise 
the solar cell’s final efficiency. 
 
The best contact material for II-VI semiconductors in Indium. Indium has a 
melting point of 156 ºC and oxidizes very easily. To prevent indium oxide forming 
a parasitic capacitance and not having an ohmic contact an in-situ etch with 
ammonium chloride etches the surface. The ammonium chloride cladded indium 
dots are placed on a hot plate in argon gas and the temperature is slowly 
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increased. This temperature increases will cause the ammonium chloride to etch 
the indium oxide on the surface of the dots. The ammonium chloride reacts with 
the indium oxide on the surface of the dots to remove the oxide layer. With the 
indium oxide as the limiting reactant the oxide will all be consumed. Further 
increase of the temperature melts the indium core and forms an ohmic contact to 
the II-VI semiconductor. 
 
 
4.14 Characterization Testing Procedures 
 
4.14.1 X-Ray Diffraction  
 
 The samples are characterized with the nondestructive method of 
X-Ray diffraction using a water cooled Bartels five crystal x-ray diffractometer. 
The coper x-ray source was operated at 40 kV and 20 mA with a focus beam set 
to 5 mm x .5 mm. Initial angles are given in table. 
 
 
 
 Table VIII. Inital Angles X-Ray Diffractometer Angles  
Substrate InP 004  InP 044 Si 004 Si044 
InP θ sample 31.668 ° 92.941 ° 34.564 ° 53.352 ° 
InP 2 θ detector  63.336 ° 95.882 ° 69.128° 106.704° 
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Table IX. Lattice constants of Epitaxial layers for X-Ray characterization 
 5.431 Å 
 5.427 Å 
!" 5.635 Å 
  .385 
 
4.14.2 Procedure 
 
1. Turn on Generator 
2. Increase voltage to 40 kV slowly over 15 seconds 
3. Increase current to 40 mA very slowly over 30 seconds 
4. Turn on sample vacuum pump 
5. Place sample on microscope slide 
6. Place microscope slide on holder under vacuum, the vacuum will hold the 
sample in place 
7. Coarse angle adjustment for substrate 
• for InGaAs/InP 31.668 degrees – Inner dial is this coarse 
adjustment. Detector is adjusted to 63.336 degrees. 
8. Open Shutter Number 3 
• Hold Shutter button, then press the slotted button 
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9. Adjust autoset for substrate peak by adjusting the audio/analog aide 
10. Once x-ray beam is set to the diffraction angle of the substrate, the testing 
range is set via software controller 
11. Software Control allows the following commands, Redefine Parameters, 
Move Motors, Set-Up Scans, Run Scan, and Count. 
12. Under set-up scan an appropriate sweeping angle selected by either 
compressive or tensive strain and total estimated mismatch in the epitaxial 
layer 
13. Final scans for the reflection indicies are saved as raw data files 
 
4.14.3 Photoluminesence  
 
Photoluminesence characterziation measurements are non-destructive. 
This characterization was conducted with a Liconix HeCd laser with a wavelength 
of 325 nm. The laser is sent through a frequency chopper set at 150 Hz to 
remove noise. The photospectrometer is set to tune to the same frequency and 
to ignore all other photons not at the chopper frequency. The emitted photons 
from the semiconductor sample are collected with pair of lens and sent to a 
monochromator. This monochromator is a 1 meter SPEX 100M with 1200/mm 
grating and 5 micron slits. The resolution of the spectrometer is 0.067 Angstroms. 
A photomultipler tube is cooled to -40 °C using a thermoelectric cooler. This 
assembly is shown in figure 3. The signal is also boosted with a water cooled 
photomutiplier tube and a lock in amplifier. The sample is attached to the copper 
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cold finger using non-deabsorbing lithium grease. The sample temperature is a 
adjustable independent variable in this experimental process and is typically 
either room temperature at 298 K or low temperature at 20 K. As the temperature 
is adjusted, the band gaps are larger due to a reduction of electron-hole pairs 
recombining for parasitic reasons. The low temperature measurements are 
conducted with a closed loop liquid helium cryostat system around a copper cold 
finger. For low temperature the sample is placed in a stainless steel and copper 
vacuum environment that is pumped down with a roughing pump and a turbo 
pump. The roughing pump brings the pressure down into the militorr range and 
the turbo pump brings the pressure into the 2-3 microtorrs range. This low 
pressure is critical to achieving extremely low temperature as to migitate heading 
the source. Once the pressure is in an acceptable range a water cooled helium 
compressor begins to remove the heat from the cold finger. Depending on room 
temperature and humidity this process can take from 2-3 hours. Typical low 
temperatures are in the 25-30 K but temperatures of 13 K have been achieved.  
Once the sample is at a desired temperature, the software controlled 
photospectrometer sweeps across a set frequency range. This data reported in 
chapter 5.  
 
 
 
 
 
93 
 
4.14.4  Auger SIMS Depth Profile and Surface Scan 
 
1. Sample must be less than a square centimeter 
2. Sample is loaded 24-48 hours before analysis, the system is allowed to 
pump down to 10^-9 torrs 
3. Ensure that the test sample is facing the electron beam 
4. Turn on all power switches 
5. Turn on turbo pump, this will turn on the pumping unit, wait 4 minutes 
6. Use caution to ramp up filament, quarter turn at a time, there is a 5 second 
lag 
7. Wait one minute and slowly to 0.4 amps, then 0.5 amps , continue until 0.7 
amps. Use caution to lever raise past 1.4 Amps. 
8. Tuen on electron gun power 
9. Select which desired scan, Auger Map ot Auger Scan. 
1. Auger Map controls imaging and the electron gun 
2. Auger Scan – data aquistion 
10. After selecting Auger Map, adjust system scan and control 
11. Turn electron gun to 2000 V. This will display on high voltage. 
12. Continue to ramp filament until emission current 40-60 microamps. 
13. Goto Analog on the SED 
14. Ramp up (3-5) until screen shows a small circle 
15. On the computer, select TV mode, at 250x and adjust until aparture is in 
the center 
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16. Open butterfly valve vertically, the direction of flow should be open 
17. For Auger SIMS depth profile analysis 
1. Switch pressure from emission to 25 mA 
2. Argon pressure should be 10-15 mPa 
3. Open Argon tank and close quickly, equalize the Argon pressure 
4. Adjust until current read on the faraday cup is 130 mA 
18. Select acquire on the augar scan software 
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Chapter 5 
Results 
 
 
 This chapter discusses the results of the characterization of the II-VI 
semiconductor materials used and their interactions with the substrates. The 
characteristics of the 3-state and NVMFET on the variety of bulk and SOI 
substrates are also reported. 
 
5.1 Characterization of II-VI layers 
 
5.11 X-ray diffraction 
  
Heteroepitaxial growth is grown in bulk of ZnS on Si to analyze the strain 
mismatch while attempting to tune the magnesium incorporation to have a lattice 
match to silicon. In figure 30 there is a slight tensile strain of the ZnS epilayer to 
the Si substrate. 4% magnesium will match this epitaxial layer. [19] 
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Figure 30. X-Ray diffraction measurements for bulk ZnS on Silicon 
 
 
5.1.2 Photoluminescence Results  
 
 Photoluminescence required a thicker than quantum well layer to excite 
enough to measure. We show the emission of nZnSSe/ZnS epitaxial stack on Si 
to find the relative band gaps of the materials. This material is designed for a II-VI 
window region of a tandem solar cell. The substrate used is bulk Si on the <1 0 
0>. The sample grown is sample 1918, shown in fire 31, the characterization is 
conducted at 35 K. The results show two emission peaks, one at 466 nm, and 
the other at 577 nm.  Sample 1919 in figure 32 shows an emission peak at 440 
nm. Photoluminescence characterization (30 K 4x10-5 Torrs) on ZnS(Cl-) films 
resulted with a bandgap of 2.87 eV. (Run 1857) 
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Figure 31.  Photoluminescence excitation for nZnSSe(Cl-)/ZnS on Silicon 
substrate 
 
 
Figure 32. PL results for sample 1919 
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5.1.3 Auger SIMS depth profile and surface scan data on II-VI tunnel layer on 
InGaAs/InP 
 
Auger SIMS depth profile analysis is carried out for the II-VI tunnel 
insulator stack for InGaAs/InP FETs and  solar cell II-VI window (Run #1919).  As 
also have measurements for a surface scan of the II-VI tunneling layers.  The 
gate material used for the II-VI is given in chapter 4 fabrication under the section 
4.11.4.  The depth profile shown in figure 33 shows a quick spike of magnesium 
and zinc used in the tunnel layer. The next layer was the InGaAs with the InP as 
the bulk substrate shown as the majority towards the deeper measurements in 
the depth profile. Before the depth profile was made the top II-VI was 
characterized and the results are shown in figure 35. These results show the zinc 
and selenium in the top layer but also a high concentration of molybdenum which 
deabsorbs from the susceptor used in growth.  The surface scan of the InP 
substrate after the depth profile is completed is given in figure 34. The measured 
values of the depth profile are given in appendix 1. 
 
 Figure 33. Depth profile scan of InGaAs/InP II
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5.1.4 Surface Scan data on II-VI tunnel layer on InGaAs/InP 
 
 
Figure 34. Auger surface scan of InP substrate 
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Figure 35. Auger surface scan of II-VI tunneling layers  
 
 
5.2 Results 3-state FET 
 
Experimental results with II-VI tunneling layers show device functionality. 
Charge transfer from inversion layer to QD layer #1 (in the QD gate) as Vg is 
increased.  As the gate voltage is further increased the charge is transferred from 
inner QD layer to the outer QD layer (near the gate). In this process, the 
threshold voltage increases as the gate voltage is increased. IDS has a flat state 
between 1.2 and 2.4 volts as shown in figure 36. This results in an intermediate 
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state “i” in which the drain current remains nearly constant as can be seen by ID-
VD equation of a FET.  Figure 37 shows the IDS-VGS characteristic plot showing 
this intermediate state. This proves the energy barrier and insulator ability of the 
II-VI ZnS/ZnMgS/ZnS tunneling layer. 
 
 
 
Figure 36. Result IDS-VDS for a 3-state FET with II-VI tunneling layers[18] 
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5.3 Results NVMFET on Bulk Si 
 
The final device structure shown in figure 25, consists of a traditional p-
mosfet source and drain diffusion but with a epitaxially grown tunneling layer 
stack comprised of ZnS/Zn0.95Mg0.05S/ZnS. [59, 69, 115] This composition has 
been chosen for his high band gap and almost perfect lattice match to silicon.  
The floating gate is comprised of germanium oxide cladded germanium quantum 
dots which as self-assembled and annealed to the II-VI tunneling layer. Finally a 
control insulator of 75 Å Si3N4 is deposited followed by the gate metal. 
 
Figure 37 shows the electrical characteristics of a QD floating gate 
nonvolatile memory having ZnMgS-ZnS as the gate insulator. We have found 
that a thin buffer before the growth of ZnMgS yields improved performance by 
realizing better morphology at the interface. The shift in threshold is shown for 
gate voltages at which the drain current is quite small. A drain pulse of 10V and 
10 microsecond duration was applied. This result is in contrast to SiOx-Si QD 
memory device [B7, sample S015] reported elsewhere by our group. [72] In 
device B7, the voltage shift for 10 µs/10V drain pulse, at lower (< 10-5A) drain 
currents is negligible.  
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Figure 37.Experimental data before and after a write pulse 
 
 
Figure 38 shows a FET device not having adequate II-VI tunnel insulator. 
High dislocation density and improper individual cladding of quantum dots can 
contribute this gate leakage. The lack of gate control and leakage current is 
apparent. The transfer characteristic (Id-Vg) is attributed to insufficient tunnel 
barrier thickness in the stack of ZnS/ZnMgS/ZnS layers. Gate control is 
compromised due to tunneling through the gate insulator which is thinner than in 
figure 38. 
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Figure 38.This shows gate leakage across the tunneling layer 
 
 
 
5.4 Results NVMFET on SOI 
 
Samples grown on SOI follow the same experimental procedures are the 
bulk silicon FET fabrication with the NVMFET. The experimental testing of 
fabricated NVMFET on SOI using the procedure outlined in this dissertation are 
given in figures 39, and 40. The channel depth used for the SOI growth was to 
prove concept and was too thick for radiation hardened testing.  
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Figure 39 shows ID-VG characteristics at a gate voltage of 0.5V.  A voltage 
shift, characteristics of nonvolatile memory, is clearly seen before and after a 
pulse is applied. The drain voltage used is 0.5 V.  Figure 40 shows the SOI FET 
ID-VD characteristics with VG = 0, 0.5 V, 1 V, 1.5 V. There is FET device 
functionality showing that the II-VI tunneling layers and GeOx-Ge quantum dot 
layer are not leaking charge. 
 
 
Figure 39. ID-VG characteristics of SOI FET showing a threshold shift 
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Figure 40. ID-VD characteristics as a function of the gate voltage. 
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5.5 Results InGaAs Gate Material and FET 
 
 InGaAs/InP FETs characterization results are reported. We have analysed 
several CV plots for show the functionality of the II-VI and quantum dot gate 
material. The two growth procedures described in chapter 4 are analyzed and the 
results are given in the following figures.  
 
Device fabrication failed with the ZnSeTe/ZnMgSeTe/ZnSeTe II-VI 
tunneling layer design. The dislocation density was too great to be able to form a 
sound barrier for the charge to maintain in the channel.  This structure was 
chosen to be fabricated first due to the lattice matching.  
 
The Si FET ZnS/ZnMgS/ZnS tunneling layer process file is applied to the 
InGaAs FET. These layers are all less than the critical layers thickness and to not 
impart enough dislocations into the structure to cause gate leakage and device 
failure. Full device characteristics of InGaAs FET are shown with the Si II-VI 
tunnel barrier structure in the following figures. The silicon II-VI tunnel barrier 
structure is ZnS/ZnMgS/ZnS. This structure has a higher mismatch than the 
proposed ZnSeTe/ZnMgSeTe/ZnSeTe. The rigidity of the ZnS/ZnMgS/ZnS layers 
overcomes the dislocations introduced by the mismatch of the heteroepitaxial 
interface. These layers are all pseudomorphic and below the critical layer 
thickness.   
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CV characterization of the gate structure grown on bulk InGaAs/InP 
substrate shows the following frequency response given in figures 41-43. The CV 
characterization frequencies are measured at 1 kHz, 10 kHz, 100 kHz, and 1 
MHz for all three CV plots. 
  
 
 
 
 
 
 
Figure 41. CV plot of II-VI tunneling barrier layers on InGaAs/InP substrate 
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Figure 42. Sample 1959, CV plot of II-VI tunneling barrier layers on InGaAs/InP 
substrate 
 
 
 
 
 
 
 
 
 
 
Figure 43. Sample 1718, CV plot of II-VI tunneling barrier layers on InGaAs/InP 
substrate 
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Complete device experimental functionality is shown in figures 44 and 45. 
Figure 44 shows drain current, drain voltage characteristics. Figure 45 shows a 
different InGaAs FET device ID-VD plot. The gate voltage is swept from 0 volts to 
1.5 volts for both FETs. 
 
 
 
 
 
Figure 44. Id-Vg characteristics of ZnMgTe QD gate Si FET with ZnMgS/ZnS 
insulator 
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Figure 45. ID-VD of an InGaAs FET with ZnS/ZnMgS/ZnS tunneling layers 
 
5.6 Results Self Organized 
 
 
 The self-organized FET sample was fabricated to the cross-sectional 
schematic given in figure 17b. This FET features in-situ growth of ZnMgTe 
quantum dot layers sandwiched between a strong lattice mismatch between 
ZnMgTe and ZnMgS/ZnS. The mismatch that was introduced between Zinc 
Sulfide with a lattice constant of 5.41 Å and Zinc Magnesium Telluride with a 
lattice constant of 6.1 Å. The graph in figure 46 shows the threshold shift under 
the following different gate voltages, 0 V, 0.5 V, 1.0 V, and 1.5 V. These results 
show FET behavior when there is source drain bias.  
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Figure 46. The experimental results of an ID-VD characteristics for a self 
organized QDFET. 
 
5.7 Solar Cell - Auger SIMS Characterization results (run #1919) 
 
The solar cell constructed with a II-VI window region is characterized for 
material composition. This surface scan of Growth Run #1919 in figure 47 shows 
a top layer of ZnMgS. Due to atmospheric exposure oxygen and carbon will also 
be present at the epitaxial layer. The depth profile shown in figure 48 details the 
epitaxial layer concentrations at the surface of the solar cell. As the depth profile 
continues into the solar cell, Silicon, the substrate becomes the dominant 
material. 
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Figure 47. Surface Scan of Solar Cell structure 
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Figure 48.  Depth profile of Solar Cell structure 
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Chapter 6 
Conclusion 
 
 
6.1 Conclusion 
 
This thesis presents experimental and simulation data on the morphology, 
simulation, experimentation, and characterization of II-VI layers as they apply to 
several different quantum semiconductor devices and substrates. As the push for 
sub-22nm and beyond continues new hurdles are challenged and overcome. 
Through the use of a heteroepitaxal high κ energy barrier we have controlled 
threshold voltage variations in FETs. This energy barrier structure is developed 
throughout different substrates including silicon, silicon-on-insulator, and 
InGaAs/InP. Experimental and simulation characteristics in each of these 
substrate platforms is researched in this dissertation.  
 
 GeOx-Ge quantum dot gate layer is used with the II-VI tunneling layers to 
mitigate gate leakage. The cladding on the germanium dots helps prevent gate 
leakage as the devices scale down. Three state FETs utilize a II-VI tunnel layer 
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to seamlessly transfer charge from the channel to the first row of quantum dots. 
This charge also readily transfers back to the channel without interface charge 
buildup. This aids with smoother and reliable transfer characteristics. The GeOx-
Ge quantum dot layer also shows synergy with the II-VI tunneling layer with non-
volatile memory devices. The II-VI and silicon nitride layers provide a high energy 
trap for charge in the "1" state of the non-volatile memory. The GeOx-Ge dots 
help prevent leakage and extend data retention time.  
 
 II-VI lattice matches to a variety of popular substrates including Si, Ge, 
GaAs, and InGaAs/ InP through the use of tertiary and quandary alloys. This 
lattice matching minimizes dislocations at the interfaces reducing interface 
charge traps. A variety of different lattice-matched alloys are possible with each 
substrate. Experimental process and analysis has shown success in these 
interfaces through FET testing.  
 
 Lattice strain is also explored to provide an in-situ quantum dot growth 
layer through self-organization of quantum dots. This self-organization is realized 
by introducing a large mismatched strain at the top and bottom of a quantum well 
layer. Through an anneal process this strain breaks up the quantum well layer 
into small pieces which would include many quantum dots. These dots are 
variable in size. This forms a floating gate in a non-volatile memory FET. This 
experimental data is shown.  
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 II-VI heteroepitaxial interfaces also show improvements in tandem solar 
cells. The II-VI window region on the top of the solar cell structure shows 
increased efficiency. A II-VI top p-layer doped with chlorine assists in protection 
of the III-V/IV layers underneath from incident high energy. The II-VI also collects 
higher energy sources due it its higher band gap. This is evident in II-VI/III-V 
tandem solar cells. 
 
 Structural analyses of these II-VI layers are shown using a variety of 
characterization techniques. SIMS Auger depth profile, surface scan, XRD, PL, 
and C-V measurements are the characterization techniques employed by this 
research. With these techniques, the work determines a depth composition 
profile, a surface composition, crystal lattice constant of epitaxial layers, 
dislocation density, band gap, and capacitance voltage relationship. This analysis 
has aided in the design of experimental process files to improve functionality and 
repeatability.  
 
 Replacement of oxides as an insulator in quantum semiconductor devices 
reduces device function device to device variability. This reduction increases 
functionality while reducing power losses, which in turn reduces the need for heat 
dissipation. Growth of a single heteroepitaxial crystal can be grown in-situ 
allowing for minimal interface contamination. With lattice matching possible to 
many popular substrates, II-VI insulators are a viable solution to boundary energy 
losses in any type of semiconductor device. 
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6.2 Proposed Future Works 
 
 This research covers the initial theory, simulation, and experimental 
analysis of a II-VI heteroepitaxial interface for use of energy barriers in many 
nanostructures in transistors and other semiconductor devices. Any area of 
research that continues to push Moore's Law and reduce the channel width of an 
FET needs to overcome threshold voltage variations. Several different topics 
researched have opened new opportunities and experiments, such as InGaAs 
devices, Radiation hardened testing including partially and fully depleted FET 
fabrications, and triple tandem solar cells. 
 
 The introduction of II-VI tunneling layers to InGaAs/InP FET has created a 
larger stability in threshold voltage and a quicker transfer of charge between write 
and read states. This can be continued as research follows sub-22 nm gates. 
Higher barriers by the introduction of other lattice-matched II-VI materials would 
assist with barrier leakage. 3-state FET charge transfer would stabilize with the 
replacement of amorphous insulators with II-VI materials. Current simulation 
research has shown the possibility of 4 or more state FET's which would utilize 
various heteroepitaxial barrier interfaces.  Also, several other InP lattice matched 
tertiary and quandary can be explored. 
 
 Preliminary research on SOI has been explored with a Si-NVMFET 
platform. Simulations show charge transfer from the channel to the floating gate 
in fully and partially depleted FETs. Experimental radiation hardened testing with 
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electromagnetic irradiation would show that there aren't enough electron-hole 
pairs for soft error.  II-VI tunneling barriers on partially and fully depleted 
NVMFET would be assembled in a similar fashion as shown in SOI fabrication 
procedure. Utilizing the germanium oxide cladded germanium quantum dots 
would also assist in the prevention of soft error as some electron-hole pairs 
recombine unintentionally. This SOI design can be so utilized across other 
material systems. 
 
 The use of II-VI semiconductors for solar cell applications will continue to 
increase efficiency as alternative energy demands grow. With the unique 
properties of having the ability of absorbing high energy incident energy, triple 
tandem cells show the promise of collecting a large about of incident energy from 
air mass one.  Efficiency testing of these solar cells can be explored. 
 
 This research is an exploration on the benefits of II-VI semiconductors 
replacing amorphous oxides to eliminate interface charge build up in many 
different semiconductor nanodevices. As research continues in this field, the 
interference of threshold voltages will allow future progression with Moore's Law 
and nanotechnology. 
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Appendix Auger SIMS data for 
InGaAs/InP gate material 
 
Depth Cycles 84; Regions 9; SputterTime Interval 6; AES; 
NumberOfPreSputterCycles 1; 
Cycle  Mg1             S1  Se1  Zn1  In1  P1 
 Ga1  As1  O1  
0 7.54277 1.40148 16.2395 24.7184 4.12569
 1.8008 26.5096 4.84578 12.816  
1 6.43044 1.48102 16.972 23.446 4.42399
 1.80754 28.5635 4.48769 12.3878  
2 12.6853 2.887  18.8576 23.4472 4.33061
 1.42218 25.0928 6.10521 5.17199  
3 14.8295 1.81766 24.1807 16.0342 7.72284
 2.67032 18.2463 10.8189 3.67966  
4 12.8023 1.63848 19.4288 11.8157 10.2184
 2.57405 22.3381 16.0159 3.16823  
5 11.4685 1.54132 19.6905 9.11891 12.0348
 2.67073 19.5456 19.2475 4.68211  
6 11.2326 1.35275 17.5174 6.74569 12.6712
 2.7305 24.3079 20.9681 2.47383  
7 11.2166 1.41307 17.3111 5.21374 12.3864
 2.48758 23.3652 22.257 4.34932  
8 10.8435 1.74693 12.7432 7.92448 14.5373
 2.93521 23.3891 22.5383 3.34194  
9 10.4845 1.47506 14.7093 7.74604 15.0826
 3.00635 21.7988 23.4588 2.23858  
133 
 
10 11.9806 1.25748 12.7023 6.41518 16.6648
 2.41951 21.7875 24.497 2.27566  
11 10.4199 1.61268 10.6025 6.20227 17.9848
 2.99274 21.7889 25.6947 2.70157  
12 10.0301 1.47615 11.5512 8.01587 16.6969
 3.17732 18.2521 24.6306 6.16979  
13 10.3965 1.95309 8.72739 7.30135 19.1843
 2.73072 23.2373 21.5387 4.93075  
14 10.0232 1.43198 8.22978 6.66648 20.9217
 2.43131 23.1332 25.7533 1.40894  
15 11.0496 1.28083 8.76775 6.49592 19.6746
 2.42536 21.915 25.4617 2.92925  
16 10.9892 1.5302 7.60645 4.98541 20.5967
 1.86696 19.5657 29.9142 2.94504  
17 10.4094 1.36374 10.945 5.13198 19.6325
 2.76144 21.5906 25.5305 2.63488  
18 11.1092 1.26476 7.26266 8.92991 19.5297
 2.70617 18.778 26.1694 4.25022  
19 11.4024 1.2562 6.48958 5.03833 20.6356
 2.36465 22.1256 29.3672 1.32043  
20 11.1153 1.18065 6.91712 5.39907 19.8846
 2.14667 22.843 28.0706 2.44302  
21 9.10996 1.04276 15.4973 9.0788 15.3288
 1.92085 19.3673 24.941 3.71316  
22 9.34041 1.33542 9.58761 6.52252 18.1894
 1.95881 21.7382 27.6649 3.66269  
23 10.2303 1.26995 8.15981 6.12004 18.3468
 2.84553 21.7027 29.4977 1.82711  
24 11.0873 1.30711 6.58453 6.13682 19.5141
 2.27469 22.2066 30.0088 0.880024  
134 
 
25 10.4018 1.11844 6.36422 5.76113 18.2643
 1.88979 20.9104 32.1268 3.16316  
26 10.8991 1.32387 6.1389 5.7457 19.1013
 1.92108 21.889 28.3762 4.6049  
27 11.5343 1.2805 6.49132 5.75706 19.2355
 2.12987 22.8268 28.2115 2.53302  
28 9.58019 1.70777 7.32064 6.9966 18.8053
 2.56124 21.3549 29.5464 2.12695  
29 11.0349 1.28034 6.0566 6.46722 19.839 2.078
 21.5947 30.4166 1.23263  
30 11.2874 1.21772 5.67918 6.10985 19.5799
 2.7985 20.9315 30.095 2.30093  
31 10.6478 1.24515 5.82558 5.07797 20.4257
 2.21388 24.4905 28.7108 1.36272  
32 9.99756 1.54583 10.6692 5.30213 18.2735
 3.76758 21.7578 26.8106 1.87577  
33 10.698 1.30882 5.91752 6.01161 19.5021
 3.94812 20.6189 30.7807 1.21415  
34 9.84871 1.1913 6.69469 5.16788 19.6155
 4.92948 21.0166 27.4782 4.05764  
35 8.75871 1.15268 10.6167 8.89535 18.5437
 6.33871 18.5033 26.1772 1.01367  
36 8.39428 1.156 6.3917 6.47761 20.1606 9.02988
 18.8078 27.6868 1.89536  
37 8.19549 1.0853 6.72167 4.85621 22.5317
 12.2782 18.67 24.5953 1.06618  
38 8.18096 1.18465 6.58252 5.03432 23.2809
 15.4498 17.4307 21.9588 0.897333  
39 6.95751 1.24409 6.951 4.76903 25.4663 19.8567
 13.5699 19.4384 1.74709  
135 
 
40 5.79586 1.20461 6.13015 3.75163 26.1552
 22.6114 13.5096 19.9162 0.92543  
41 5.02229 1.0051 7.88384 3.85275 26.5597
 26.1978 12.9792 15.6352 0.864187  
42 4.20664 1.1364 6.27143 3.16598 28.1722
 29.4572 11.847 14.989 0.754205  
43 3.4678 1.07559 6.11216 2.78596 28.3088
 30.941 9.71824 12.9841 4.60636  
44 2.47409 1.09356 5.81391 2.96592 29.8905
 34.6366 10.9898 11.3141 0.82144  
45 2.15897 1.19757 6.41321 3.73627 28.2447
 34.324 8.6496 11.3744 3.90123  
46 2.50159 1.29236 8.33886 3.26657 30.3936
 38.9658 6.49555 7.865 0.880709  
47 1.70107 1.03237 5.32907 2.53042 32.9213
 42.9731 5.39898 7.16424 0.949425  
48 1.46276 1.00276 5.39757 2.3501 32.7987
 44.2922 5.67727 4.89053 2.12811  
49 1.85101 0.98214 6.76689 2.66287 33.1893
 44.4616 4.13183 5.22837 0.725907  
50 1.95643 1.09203 5.42029 2.82327 33.2661
 45.706 3.95101 4.94909 0.835775  
51 2.29748 1.07225 5.49314 2.21441 33.3894
 47.1492 2.7376 4.5251 1.12148  
52 2.3452 1.00851 5.04198 2.09637 33.4319
 47.8442 3.837 3.74456 0.650215  
53 2.34899 1.67301 6.74969 2.64224 32.3359
 45.9973 2.69919 3.69906 1.85461  
54 2.79967 0.927792 5.10124 2.41364 31.5757
 46.7971 3.07235 4.6846 2.62794  
136 
 
55 2.40165 1.21633 4.43733 2.52898 33.1815
 48.6756 3.17995 3.49861 0.880048  
56 2.4837 1.02386 6.44241 2.00765 32.9886
 48.597 2.39936 3.18183 0.875506  
57 2.58921 1.05539 4.7595 2.29365 31.8333
 46.9873 4.35418 4.02223 2.10532  
58 3.02843 0.968124 6.35468 2.97991 32.2693
 47.1308 2.68631 3.47963 1.10286  
59 2.91366 0.982167 7.73129 2.52576 30.8424
 45.1129 5.06166 3.07876 1.75136  
60 2.89013 0.965886 4.85638 1.87581 33.5278
 48.9863 2.55362 3.42274 0.921404  
61 2.55723 1.02804 5.58306 1.79632 33.364
 48.3642 2.57757 3.64779 1.08183  
62 2.73752 0.97107 4.83971 2.53333 32.2934
 47.9556 3.10302 3.97822 1.58811  
63 2.63995 0.932096 7.11365 2.06771 30.9792
 45.731 3.36301 4.31981 2.85357  
64 3.49923 1.33114 6.94316 1.79876 32.352
 47.5372 2.46353 3.44058 0.634385  
65 3.17861 1.00033 4.7702 1.79073 33.5107
 49.2126 2.56337 3.24575 0.727733  
66 2.65336 0.933394 5.08033 2.06658 32.3549
 47.8249 3.20985 3.56978 2.30689  
67 3.58281 1.33604 5.51149 2.08414 32.3972
 48.0705 2.51883 3.35837 1.14061  
68 3.00459 0.993933 5.27912 2.4122 33.433
 47.7871 3.02332 3.36081 0.705939  
69 2.96117 1.00476 4.87197 1.93212 33.2631
 49.2679 2.55727 3.36153 0.780218  
137 
 
70 2.9623 0.977284 4.70892 1.75134 33.2615
 49.0418 2.6116 3.54192 1.14334  
71 2.94702 1.01264 6.32851 2.08946 32.0112
 47.216 3.00667 3.78097 1.60746  
72 2.73934 1.09263 5.68287 1.86873 31.0251
 46.9605 3.13573 3.61443 3.88063  
73 3.0122 0.959752 4.98194 2.03469 33.2649 49.37
 2.3834 3.35546 0.6377  
74 3.00728 0.965281 4.96451 1.77173 33.5039
 49.5013 2.31632 3.14602 0.823692  
75 2.60739 0.921513 4.47941 1.66687 31.4011
 47.053 3.49477 5.16289 3.21312  
76 2.30244 1.01774 5.11219 1.70428 32.0808
 47.6596 3.7186 4.80622 1.59818  
77 2.60441 1.52363 5.20782 2.30237 31.7555
 47.5706 3.96727 3.56557 1.50282  
78 2.89538 1.12975 4.93121 1.91367 33.1622
 49.0043 2.57116 2.97934 1.413  
79 2.86499 0.981709 4.50377 1.88627 32.3498
 48.5445 2.72098 4.30962 1.83836  
80 2.95609 1.0686 6.26752 2.31835 32.712
 47.9217 2.65108 3.37576 0.72897  
81 2.80349 1.18739 3.95911 2.57077 32.0731
 47.6682 2.7888 3.77926 3.1699  
82 2.78931 1.18985 5.46051 2.28258 32.574
 49.1667 2.52607 3.32156 0.68941  
83 3.20585 0.994467 4.6812 2.08653 33.3107
 49.3768 2.20275 3.06424 1.07744  
 
 
138 
 
 
 
Depth Cycles 91; Regions 9; SputterTime Interval 6; AES; 
NumberOfPreSputterCycles 1; 
Cycle  C1  Cl1  B1  Mg1  S1  Se1 
 Si1  O1  Zn1  
0 18.9597 0.451718 3.69147 10.1138 0.804479
 18.5476 14.2007 27.0229 6.20768  
1 17.9872 0.592034 4.01181 10.3546 0.831103
 18.711 13.822 27.519 6.17118  
2 16.0013 0.56537 3.9726 7.5922 1.18315
 21.2686 15.6729 27.8894 5.85456  
3 15.4295 0.610497 3.77076 6.64587 1.36388
 20.2427 16.7774 28.7774 6.38204  
4 13.7327 0.470722 4.2157 6.10422 1.40598
 20.4291 19.3104 27.1124 7.21874  
5 12.8236 0.598123 3.68523 4.97121 1.53723
 20.9918 24.3698 24.8464 6.17669  
6 11.3305 0.660469 3.9615 4.74278 1.49961
 20.1741 27.9917 23.4742 6.16521  
7 11.5884 0.545264 3.92394 4.44276 1.24386
 19.0688 31.482 21.9911 5.71382  
8 10.7216 0.525915 3.59299 4.03615 1.29273
 18.2196 35.9681 19.878 5.76492  
9 9.55053 0.535723 3.63464 3.75582 1.14703
 18.6443 39.3199 17.409 6.00306  
10 8.75776 0.602303 3.48866 3.62435 0.864616
 18.8477 42.0616 16.228 5.52503  
11 8.08441 0.446047 3.62485 3.37943 0.922891
 18.5551 44.9445 14.6357 5.40699  
139 
 
12 8.44847 0.540907 3.69661 3.41719 0.855278
 17.1977 46.9902 13.284 5.56972  
13 7.44952 0.495428 3.33234 3.07383 0.731917
 16.3598 51.6066 11.8689 5.08162  
14 6.18307 0.482393 3.93309 2.60413 0.623665
 16.1206 53.9047 11.2817 4.86668  
15 6.5653 0.468346 3.19322 2.59901 0.740427
 16.4373 55.839 9.41098 4.74641  
16 5.20745 0.429378 3.42598 2.60826 0.632208
 14.6747 58.5325 9.41159 5.07796  
17 5.2145 0.381985 3.42299 2.61308 0.694876
 14.8653 59.8648 8.48364 4.45882  
18 5.5678 0.43729 3.03399 2.56702 0.675882
 14.4701 61.6161 7.44094 4.19091  
19 4.58991 0.408518 2.8366 2.61251 0.67046
 15.4385 61.6161 7.17643 4.65098  
20 4.707  0.461859 3.17726 2.64768 0.566129
 13.3754 64.1103 6.50857 4.44582  
21 4.45232 0.510369 3.19279 2.55334 0.565492
 13.0127 65.1209 6.05745 4.5347  
22 3.52378 0.378907 3.05622 2.67769 0.633873
 13.1269 66.1864 6.04784 4.36844  
23 3.9299 0.433453 2.68453 2.59671 0.573312
 13.2283 66.8015 5.63263 4.11971  
24 2.54324 0.391738 2.72431 2.36889 0.543647
 13.0901 68.5401 5.16914 4.6289  
25 3.3733 0.422456 2.67003 2.35078 0.505267
 13.6367 67.7022 5.34115 3.99812  
26 3.30297 0.410327 2.64754 2.63146 0.587028
 12.823 68.2384 5.28317 4.07607  
140 
 
27 3.66034 0.394901 3.39898 2.50252 0.585395
 12.8944 67.9913 4.65287 3.91935  
28 3.04401 0.396431 3.24409 2.37808 0.608926
 11.5949 70.0533 4.76068 3.91966  
29 3.39175 0.411799 3.01104 2.27067 0.551622
 12.7071 70.1892 3.67309 3.79377  
30 2.64795 0.38282 2.89211 2.4101 0.575683
 11.9139 71.0115 4.36029 3.80565  
31 3.03308 0.39075 2.51998 2.29661 0.572815
 12.215 70.8112 4.27376 3.88679  
32 2.94301 0.450131 2.5918 2.6947 0.589038
 12.1545 70.5815 3.90907 4.08625  
33 2.23447 0.471562 2.80856 2.55664 0.486789
 12.835 70.9477 3.62896 4.03026  
34 2.15471 0.370505 2.95112 2.39101 0.482711
 12.0738 71.8129 3.67141 4.09179  
35 2.44658 0.378203 2.31105 2.25693 0.535179
 12.3386 71.8121 4.08234 3.83893  
36 2.54719 0.369637 2.619 2.47333 0.561334 12.3342
 71.5631 3.79893 3.73331  
37 2.17676 0.433897 2.6093 2.42706 0.515681
 12.3424 72.0153 3.7487 3.73084  
38 2.46545 0.375836 2.71513 2.49455 0.524823
 12.594 71.9756 3.30424 3.55034  
39 2.20679 0.453629 2.67194 2.39065 0.589497
 11.8365 72.6301 3.22435 3.99649  
40 1.88873 0.395914 2.3578 2.44153 0.516011
 12.8191 72.7897 3.11111 3.68012  
41 2.17323 0.387158 2.80101 2.50822 0.453171
 12.7773 71.963 3.23525 3.70165  
141 
 
42 2.54709 0.434694 2.85023 2.60744 0.504963
 11.3067 73.1535 2.82937 3.76607  
43 2.39208 0.359688 2.62696 2.5483 0.486187
 11.579 73.1897 2.94388 3.87417  
44 2.4661 0.357527 2.70383 2.58707 0.503031
 11.0979 73.2799 3.17211 3.83251  
45 1.9133 0.333097 2.62073 2.53065 0.501617
 11.5708 73.3064 3.13626 4.08713  
46 2.23502 0.371566 2.45077 2.38345 0.485193
 12.4394 73.526 2.49565 3.61295  
47 2.04553 0.346474 2.40658 2.60045 0.517596
 11.9175 73.4544 2.84963 3.86189  
48 2.25237 0.33068 2.2961 2.59968 0.513312
 11.741 73.5497 2.96443 3.75273  
49 1.86738 0.333616 3.1517 2.47044 0.528774 12.15
 73.0222 2.89434 3.58152  
50 1.93972 0.345209 2.7776 2.52948 0.4652
 11.8621 73.7809 2.7492 3.55053  
51 1.78291 0.356692 2.54968 2.6125 0.528421
 11.8534 73.955 2.75222 3.60921  
52 2.0764 0.358325 2.52467 2.53364 0.460895
 11.1638 74.7409 2.58422 3.5572  
53 2.31462 0.371178 2.2606 2.63773 0.509623
 11.4391 74.1665 2.62535 3.6753  
54 1.74857 0.359586 2.62612 2.52598 0.508686
 12.1974 73.8748 2.28075 3.87813  
55 1.95788 0.352314 2.5253 2.60268 0.574713
 11.7305 74.208 2.51523 3.53337  
56 1.96809 0.388222 2.35627 2.66614 0.445144
 12.1991 73.8895 2.46941 3.61811  
142 
 
57 1.66182 0.412563 2.55394 2.77096 0.537318
 11.2109 74.8121 2.46037 3.57998  
58 2.0476 0.41949 2.41307 2.69821 0.505412
 11.9637 73.525 2.48318 3.94433  
59 1.80243 0.364472 2.38437 2.67166 0.526577
 11.3061 75.0839 2.44712 3.41339  
60 1.75657 0.448122 2.57578 2.63162 0.463228
 11.657 73.8912 2.54215 4.03432  
61 2.02627 0.471813 2.74587 2.69321 0.465708
 10.954 74.4499 2.36188 3.83133  
62 1.98464 0.330265 2.48577 2.43928 0.455068
 11.5102 74.5314 2.4209 3.84246  
63 1.82655 0.357754 2.40174 2.69841 0.478527
 12.0238 74.2723 2.10628 3.83459  
64 1.49254 0.324965 2.58227 2.61335 0.5102
 11.6149 74.9176 2.40889 3.53532  
65 1.65895 0.384372 3.15265 2.51642 0.483116
 11.235 74.5345 2.30105 3.73397  
66 1.66374 0.448285 2.70274 2.4305 0.515463
 11.5045 74.8962 2.61653 3.22204  
67 1.79883 0.392195 2.58525 2.65733 0.498598
 11.1707 75.0764 2.14384 3.67693  
68 1.43493 0.367159 2.6313 2.42042 0.488893
 11.8559 75.246 2.15177 3.40356  
69 1.78702 0.344907 2.77456 2.65167 0.488722
 11.3519 74.9628 2.25895 3.37947  
70 1.94787 0.338161 2.42873 2.54363 0.476101
 11.2399 75.3036 1.95951 3.76248  
71 2.04474 0.321405 2.60773 2.33826 0.512769
 11.0813 75.4758 2.2586 3.35935  
143 
 
72 1.52813 0.336865 2.34224 2.58609 0.535962
 11.6571 75.5485 1.75574 3.70931  
73 1.8351 0.333752 2.4228 2.71719 0.504167
 11.2263 75.2712 2.09225 3.59726  
74 1.86606 0.353245 2.66341 2.7296 0.490435
 12.2222 74.0648 2.03532 3.57497  
75 1.69624 0.32422 2.47693 2.42178 0.556116
 12.2676 74.2765 2.05747 3.92316  
76 1.55045 0.313218 2.59067 2.61012 0.520547
 11.1591 75.5736 2.02279 3.65951  
77 1.64159 0.353757 2.46779 2.49918 0.508426
 11.2925 75.7442 1.93308 3.55945  
78 1.84404 0.340549 2.54835 2.51928 0.512258
 11.6222 74.7205 2.24503 3.64777  
79 1.48164 0.298068 2.60587 2.52324 0.505305
 11.6201 75.3382 2.00945 3.61817  
80 1.95932 0.369027 2.39313 2.74527 0.532431
 11.7726 74.6043 2.16931 3.45454  
81 1.71078 0.368869 2.51815 2.59659 0.534035
 11.736 74.8205 2.21421 3.50088  
82 1.51455 0.339764 2.74624 2.58356 0.514725
 11.1729 75.5081 2.13935 3.48079  
83 1.8951 0.337925 2.26992 2.61956 0.499376
 12.3704 74.5721 2.05524 3.38036  
84 1.94189 0.324537 2.51186 2.716 0.465045 12.2574
 74.2484 1.80176 3.73311  
85 1.65205 0.327379 2.46147 2.70016 0.519864
 11.4183 75.3523 2.21195 3.35656  
86 2.02977 0.362414 2.26092 2.62258 0.473581
 11.4632 75.3458 1.88025 3.56151  
144 
 
87 1.65032 0.320459 2.32615 2.56543 0.507478
 12.4443 74.6833 2.05226 3.45025  
88 2.08273 0.362959 2.68795 2.55643 0.526291
 11.0888 75.5548 1.76544 3.3746  
89 1.61079 0.302253 2.41853 2.64394 0.503903
 11.7134 75.2816 2.0485 3.47709  
90 1.63407 0.412696 2.52643 2.73074 0.528468
 11.4877 75.1886 1.96599 3.52525  
 
 
 
 
 
